OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 4

Project Files Statistics Status License Wishbone version
* CORDIC core Yes Stats OCCP GPL
* Elliptic Curve Group Yes Stats OCCP LGPL
* Tate Bilinear Pairing Yes Stats OCCP LGPL
* Tiny Tate Bilinear Pairing Yes Stats OCCP Others

Communication controller 6

Crypto core 3

Project Files Statistics Status License Wishbone version
* AES Yes Stats OCCP Others
* Avalon AES ECB-Core (128, 192, 256 Bit) Yes Stats OCCP BSD
* SHA3 (KECCAK) Yes Stats OCCP Others

ECC core 2

Project Files Statistics Status License Wishbone version
* Reed Solomon Decoder (204,188) Yes Stats OCCP GPL
* Viterbi Decoder (AXI4-Stream compliant) Yes Stats OCCP GPL

Memory core 2

Project Files Statistics Status License Wishbone version
* 8/16/32 bit SDRAM Controller Yes Stats Wbc OCCP GPL
* High Performance Dynamic Memory Controller Yes Stats OCCP GPL

Processor 7

System on Chip 2

Project Files Statistics Status License Wishbone version
* GECKO3 SoC co-design environment Yes Stats Wbc OCCP Others
* minsoc Yes Stats Wbc OCCP LGPL

System controller 2

Project Files Statistics Status License Wishbone version
* PCIe SG DMA controller Yes Stats OCCP LGPL
* Wupper: PCIe DMA Engine for Xilinx FPGAs Yes Stats Wbc OCCP LGPL B.4

Testing / Verification 1

Project Files Statistics Status License Wishbone version
* PlTbUtils Yes Stats OCCP LGPL

Video controller 1

Project Files Statistics Status License Wishbone version
* VGA/LCD Controller Yes Stats Wbc OCCP GPL
© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.