OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 96

Prototype board 40

Communication controller 195

Coprocessor 6

Crypto core 75

DSP core 37

ECC core 22

Library 15

Memory core 46

Other 104

Processor 191

System on Chip 74

System on Module 2

System controller 20

Testing / Verification 31

Video controller 41

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.