OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 101

Prototype board 40

Communication controller 196

Coprocessor 6

Crypto core 75

DSP core 37

ECC core 22

Library 15

Memory core 46

Other 107

Processor 196

System on Chip 75

System on Module 2

System controller 20

Testing / Verification 32

Video controller 42

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.