for some guys
rate 1/2
k=7
poly = 91, 121 in decimal number
traceback depth is 64
output 32bit everyonce traceback
include verilog and VHDL RTL code and TESTBench

Simulation is passed.

