

```
1  -----
2  --- Filename:      gh_counter_control.vhd
3  ---
4  --- Description:
5  ---      counter control for the 8254 Timer
6  ---
7  --- Copyright (c) 2008, 2011 by H LeFevre
8  ---      A VHDL 8254 Timer core
9  ---      an OpenCores.org Project
10 ---     free to use, but see documentation for conditions
11 ---
12 --- Revision History:
13 --- Revision Date Author Comment
14 --- -----
15 --- 1.0    08/02/08 H LeFevre Initial revision
16 --- 1.1    05/13/11 H LeFevre change k input for U3 JKFF (load
17 --- is sync with correct clk)
18 -----
19 library ieee ;
20 use ieee.std_logic_1164.all ;
21
22 entity gh_counter_control is
23     GENERIC(same_clk: boolean := false; -- true, if same clock is used
24             for bus and counter
25             sync_clk: boolean := false); -- true, if bus and counter
26             clocks are synchronous
27     port(
28         ----- data bus/control signals -----
29         clk_i : in std_logic;
30         rst : in std_logic;
31         ics : in std_logic;
32         dwr : in std_logic;
33         iA : in std_logic_vector(1 downto 0);
34         iD : in std_logic_vector(7 downto 0);
35         dat_o : out std_logic_vector(7 downto 0);
36
37         ----- counter output/control signals -----
38         clk : in std_logic;
39         rd_busy : out std_logic;
40         gate : in std_logic;
41         Cout : out std_logic
42     );
43 end entity;
44
45 architecture a of gh_counter_control is
46
47 COMPONENT gh_edge_det is
48     PORT(
49         clk : in STD_LOGIC;
50         rst : in STD_LOGIC;
51         D : in STD_LOGIC;
52         re : out STD_LOGIC; -- rising edge (need sync source at D)
53         fe : out STD_LOGIC; -- falling edge (need sync source at D)
54         sre : out STD_LOGIC; -- sync'd rising edge
```

```

53      sfe : out STD_LOGIC -- sync'd falling edge
54      );
55  END COMPONENT;
56
57  COMPONENT gh_register_ce is
58    GENERIC (size: INTEGER := 8);
59    PORT(
60      clk : IN STD_LOGIC;
61      rst : IN STD_LOGIC;
62      CE  : IN STD_LOGIC; -- clock enable
63      D   : IN STD_LOGIC_VECTOR(size-1 DOWNTO 0);
64      Q   : OUT STD_LOGIC_VECTOR(size-1 DOWNTO 0)
65      );
66  END COMPONENT;
67
68  COMPONENT gh_jkff is
69    PORT(
70      clk  : IN STD_logic;
71      rst  : IN STD_logic;
72      J,K  : IN STD_logic;
73      Q    : OUT STD_LOGIC
74      );
75  END COMPONENT;
76
77  COMPONENT gh_edge_det_XCD_t is
78    GENERIC(same_clk: boolean := false; -- true, if same clock is used
79            for i/o clocks
80            sync_clk: boolean := false); -- true, if i/o clocks are
81            synchronous
82    port(
83      icle : in STD_LOGIC; -- clock for input data signal
84      oclk : in STD_LOGIC; -- clock for output data pulse
85      rst  : in STD_LOGIC;
86      D    : in STD_LOGIC;
87      re   : out STD_LOGIC -- rising edge
88      );
89  END COMPONENT;
90
91  COMPONENT gh_counter_down_16b_bb is
92    port(
93      clk    : in STD_LOGIC;
94      rst    : in STD_LOGIC;
95      BCD_EN: in STD_LOGIC;
96      CE     : in STD_LOGIC;
97      LD     : in STD_LOGIC;
98      M_CMD  : in STD_LOGIC;
99      MODE   : in STD_LOGIC_VECTOR(2 downto 0);
100     DI     : in STD_LOGIC_VECTOR(15 downto 0);
101     Cout   : out std_logic;
102     NULL_C : out std_logic;
103     DO     : out STD_LOGIC_VECTOR(15 downto 0)
104     );
105   signal control   : std_logic_vector(5 downto 0);
106   signal cRW       : std_logic_vector(1 downto 0);
107   signal DC_lsb    : std_logic_vector(7 downto 0);

```

```

108      signal DC_msb      : std_logic_vector(7 downto 0);
109      signal DCI         : std_logic_vector(15 downto 0);
110      signal MODE        : std_logic_vector(2 downto 0);
111      signal sMODE       : std_logic_vector(2 downto 0);
112      signal iD_lsb      : std_logic_vector(7 downto 0);
113      signal iD_msb      : std_logic_vector(7 downto 0);
114      signal iload        : std_logic;
115      signal load         : std_logic;
116      signal ld_cmd       : std_logic;
117      signal ld_lsb       : std_logic;
118      signal ld_msb       : std_logic;
119      signal rd_lsb       : std_logic;
120      signal rd_msb       : std_logic;
121      signal srd_lsb      : std_logic;
122      signal srd_msb      : std_logic;
123      signal dwb          : std_logic;
124      signal rdwb         : std_logic;
125      signal drb          : std_logic;
126      signal rdrb         : std_logic;
127      signal iout         : std_logic;
128
129      signal iclCW        : std_logic;
130      signal clCW         : std_logic;
131      signal clCW_l       : std_logic;
132      signal clCW_m       : std_logic;
133      signal slCW_l       : std_logic;
134      signal slCW_m       : std_logic;
135      signal iclSW        : std_logic;
136      signal hcLsw        : std_logic;
137      signal clSw         : std_logic;
138      signal clSw_n       : std_logic;
139      signal rdst         : std_logic;
140      signal DO            : std_logic_vector(15 downto 0);
141      signal rDO           : std_logic_vector(15 downto 0);
142      signal Ds            : std_logic_vector(7 downto 0);
143      signal rDs           : std_logic_vector(7 downto 0);
144      signal NULL_C        : std_logic;
145      signal M_CMD         : std_logic;
146      signal CE            : std_logic;
147      signal m0_outh       : std_logic;
148      signal set_busy      : std_logic;
149      signal clr_busy      : std_logic;
150      signal s_hdcl        : std_logic;
151      signal h_hdcl        : std_logic;
152      signal c_hdcl        : std_logic;
153      signal fe_hdcl       : std_logic;
154      signal ird_busy      : std_logic;
155      signal clr_hclsw     : std_logic;
156
157 begin
158 -----
159
160
161
162      rd_busy <= ird_busy;
163
164      dat_o <= rDs when (hcLsw = '1') else

```

```

165      rDO(7 downto 0) when ((control(5 downto 4) = "11") and (drb
166      = '0')) else
167          rDO(15 downto 8) when (control(5 downto 4) = "11") else
168          rDO(7 downto 0) when (control(5 downto 4) = "01") else
169          rDO(15 downto 8); -- when ((iA = "00") and (control(0(5 downto
170          4) = "10")) else;
171
172  Ds <= iout & NULL_C & control;
173
174  u0 : gh_register_ce
175      generic map (8)
176      port map(
177          clk => clk,
178          rst => rst,
179          ce => clsw,
180          D => Ds,
181          Q => rDs);
182
183 -----
184
185  ld_cmd <= '1' when ((dwr = '1') and (iA = "11") and (iD(7 downto 6) =
186  "00") and (iCS = '1')) else
187      '0';
188
189  U1 : gh_edge_det_XCD_t
190      GENERIC MAP(same_clk => same_clk,
191                  sync_clk => sync_clk)
192      PORT MAP (
193          iclek => clk_i,
194          oclk => clk,
195          rst => rst,
196          d => ld_cmd,
197          re => M_CMD);
198
199  u2 : gh_register_ce
200      generic map (6)
201      port map(
202          clk => clk_i,
203          rst => rst,
204          ce => ld_cmd,
205          D => iD(5 downto 0),
206          Q => control
207          );
208
209  ld_lsb <= '1' when ((dwr = '1') and (iA = "00") and (control(5 downto
210  4) = "01") and (iCS = '1')) else
211      '1' when ((dwr = '1') and (iA = "00") and (control(5 downto
212  4) = "11") and (dwb = '0') and (iCS = '1')) else
213      '0';
214
215  ld_msb <= '1' when ((dwr = '1') and (iA = "00") and (control(5 downto
216  4) = "10") and (iCS = '1')) else
217      '1' when ((dwr = '1') and (iA = "00") and (control(5 downto
218  4) = "11") and (dwb = '1') and (iCS = '1')) else
219      '0';
220
221
222
223
224

```

```

215      rd_lsb <= '0' when (hclsw = '1') else
216          '1' when ((dwr = '0') and (iA = "00") and (control(5 downto
217        4) = "01")) and (iCS = '1')) else
218          '1' when ((dwr = '0') and (iA = "00") and (control(5 downto
219        4) = "11")) and (drb = '0') and (iCS = '1')) else
220          '0';
221
222      rd_msb <= '1' when ((dwr = '0') and (iA = "00") and (control(5 downto
223        4) = "10")) and (iCS = '1')) else
224          '1' when ((dwr = '0') and (iA = "00") and (control(5 downto
225        4) = "11")) and (drb = '1') and (iCS = '1')) else
226          '0';
227
228      rdst <= '1' when ((dwr = '0') and (iA = "00") and (iCS = '1')) else
229          '0';
230
231      sMODE <= control(3 downto 1);
232
233      cRW <= control(5 downto 4);
234
235  process (sMODE, iload, iout, gate, ld_lsb, ld_msb, ld_cmd, cRW, dwb, m0_outh)
236  begin
237
238      case sMODE is
239          when "000" => -- mode zero
240              MODE <= "000";
241              if (cRW = "11") then
242                  iload <= ld_msb;
243              elsif ((ld_lsb or ld_msb or ld_cmd) = '1') then
244                  iload <= '1';
245              else
246                  iload <= '0';
247              end if;
248              if (cRW = "11") then
249                  CE <= gate and (not dwb);
250              else
251                  CE <= gate;
252              end if;
253              if (iout = '1') then
254                  Cout <= '1';
255              elsif (load = '1') then -- 05/13/11
256                  Cout <= '0';
257              else
258                  Cout <= m0_outh;
259              end if;
260          when "001" =>
261              MODE <= "001";
262              iload <= gate;
263              CE <= gate;
264              Cout <= iout;
265          when "010" =>
266              MODE <= "010";
267              CE <= gate;
268              if (cRW = "11") then
269                  iload <= ld_msb;
270              elsif ((ld_lsb or ld_msb) = '1') then
271                  iload <= '1';
272              else

```

```
268         iload <= '0';
269     end if;
270     Cout <= iout or (not gate);
271 when "110" =>
272     MODE <= "010";
273     CE <= gate;
274     if (cRW = "11") then
275         iload <= ld_msb;
276     elsif ((ld_lsb or ld_msb) = '1') then
277         iload <= '1';
278     else
279         iload <= '0';
280     end if;
281     Cout <= iout or (not gate);
282 when "011" =>
283     MODE <= "011";
284     CE <= gate;
285     if (cRW = "11") then
286         iload <= ld_msb;
287     elsif ((ld_lsb or ld_msb) = '1') then
288         iload <= '1';
289     else
290         iload <= '0';
291     end if;
292     Cout <= iout;
293 when "111" =>
294     MODE <= "011";
295     CE <= gate;
296     if (cRW = "11") then
297         iload <= ld_msb;
298     elsif ((ld_lsb or ld_msb) = '1') then
299         iload <= '1';
300     else
301         iload <= '0';
302     end if;
303     Cout <= iout;
304 when "100" =>
305     MODE <= "100";
306     CE <= gate;
307     if (cRW = "11") then
308         iload <= ld_msb;
309     elsif ((ld_lsb or ld_msb) = '1') then
310         iload <= '1';
311     else
312         iload <= '0';
313     end if;
314     Cout <= iout;
315 when "101" =>
316     MODE <= "101";
317     iload <= '0';
318     CE <= gate;
319     Cout <= iout;
320 when others =>
321     MODE <= "111";
322     iload <= '0';
323     CE <= gate;
324     Cout <= iout;
```

```
325      end case;
326  end process;
327
328 U3 : gh_jkff
329   PORT MAP (
330     clk => clk,
331     rst => rst,
332     j => iout,
333     k => load, -- 05/13/11
334     Q => m0_outh);
335
336   rdwb <= ld_msb or ld_cmd;
337   rdrb <= '1' when ((rd_msb = '1') or (ld_cmd = '1')) else
338     '1' when ((dwr = '1') and (iA = "11") and (iD(7 downto 5) =
339       "110") and (iD(1) = '1') and (iCS = '1')) else
340       '0';
341
342 U4 : gh_jkff
343   PORT MAP (
344     clk => clk_i,
345     rst => rst,
346     j => ld_lsb,
347     k => rdwb,
348     Q => dwb);
349
350 U5 : gh_jkff
351   PORT MAP (
352     clk => clk_i,
353     rst => rst,
354     j => rd_lsb,
355     k => rdrb,
356     Q => drb);
357
358   iD_lsb <= x"00" when (control(5 downto 4) = "10") else
359     iD;
360
361   iD_msb <= x"00" when (control(5 downto 4) = "01") else
362     iD;
363
364 u6 : gh_register_ce
365   generic map (8)
366   port map(
367     clk => clk_i,
368     rst => rst,
369     ce => ld_lsb,
370     D => iD_lsb,
371     Q => DC_lsb
372   );
373
374 u7 : gh_register_ce
375   generic map (8)
376   port map(
377     clk => clk_i,
378     rst => rst,
379     ce => ld_msb,
380     D => iD_msb,
381     Q => DC_msb
```

```
381          );
382
383      DCI <= (DC_msb & DC_lsb);
384
385  U8 : gh_edge_det_XCD_t
386      GENERIC MAP(same_clk => same_clk,
387                     sync_clk => sync_clk)
388      PORT MAP (
389          iclk => clk_i,
390          oclk => clk,
391          rst => rst,
392          d => iLOAD,
393          re => load);
394
395  U9 : gh_counter_down_16b_bb
396      PORT MAP (
397          clk    => clk,
398          rst    => rst,
399          BCD_EN => control(0),
400          CE     => CE,
401          LD     => load,
402          M_CMD  => M_CMD,
403          MODE   => MODE,
404          DI     => DCI,
405          NULL_C => NULL_C,
406          Cout   => iout,
407          DO     => DO
408      );
409
410 -----
411
412      iclcw <= '1' when ((dwr = '1') and (iA = "11") and (iD(7 downto 4) =
413 x"0") and (iCS = '1')) else
414          '1' when ((dwr = '1') and (iA = "11") and (iD(7 downto 5) =
415 "110") and (iD(1) = '1') and (iCS = '1')) else
416          '0';
417
418  U10 : gh_edge_det_XCD_t
419      GENERIC MAP(same_clk => same_clk,
420                     sync_clk => sync_clk)
421      PORT MAP (
422          iclk => clk_i,
423          oclk => clk,
424          rst => rst,
425          d => iclcw,
426          re => clcw);
427
428      slcw_l <= M_CMD or srd_lsb;
429
430  U11 : gh_jkff
431      PORT MAP (
432          clk => clk,
433          rst => rst,
434          j  => slcw_l,
435          k  => clcw,
436          Q  => clcw_l);
```

```
436 u12 : gh_register_ce
437     generic map (8)
438     port map(
439         clk => clk,
440         rst => rst,
441         ce => clcw_1,
442         D => DO(7 downto 0),
443         Q => rDO(7 downto 0));
444
445     slcw_m <= M_CMD or srd_ms;
446
447 U13 : gh_jkff
448     PORT MAP (
449         clk => clk,
450         rst => rst,
451         j => slcw_m,
452         k => clcw,
453         Q => clcw_m);
454
455 u14 : gh_register_ce
456     generic map (8)
457     port map(
458         clk => clk,
459         rst => rst,
460         ce => clcw_m,
461         D => DO(15 downto 8),
462         Q => rDO(15 downto 8));
463
464     iclsw <= '1' when ((dwr = '1') and (iA = "11") and (iD(7 downto 6) =
465 "11") and (iD(4) = '0') and (iD(1) = '1') and (iCS = '1')) else
466         '0';
467
468 U15 : gh_edge_det_XCD_t
469     GENERIC MAP(same_clk => same_clk,
470                  sync_clk => sync_clk)
471     PORT MAP (
472         icle => clk_i,
473         oclk => clk,
474         rst => rst,
475         d => iclsw,
476         re => clsw);
477
478     clr_hclsw <= (rdst and not ird_busy) or fe_hdcl;
479
480 U16 : gh_jkff
481     PORT MAP (
482         clk => clk_i,
483         rst => rst,
484         j => iclsw,
485         k => clr_hclsw,
486         Q => hclsw);
487
488     s_hdcl <= iCS and (not dwr) and ird_busy;
489
490 U17 : gh_jkff
491     PORT MAP (
492         clk => clk_i,
```

```
492      rst => rst,
493      j => s_hdcl,
494      k => clr_hclsw,
495      Q => h_hdcl);
496
497      c_hdcl <= h_hdcl and ird_busy;
498
499 U18 : gh_edge_det
500   PORT MAP (
501     clk => clk_i,
502     rst => rst,
503     d => c_hdcl,
504     fe => fe_hdcl);
505
506 -----
507
508     clsw_n <= not clsw;
509
510 U19 : gh_edge_det_XCD_t
511   GENERIC MAP (same_clk => same_clk,
512                 sync_clk => sync_clk)
513   PORT MAP (
514     iclk => clk,
515     oclk => clk_i,
516     rst => rst,
517     d => clsw_n,
518     re => clr_busy);
519
520     set_busy <= iclqw;
521
522 U20 : gh_jkff
523   PORT MAP (
524     clk => clk_i,
525     rst => rst,
526     j => set_busy,
527     k => clr_busy,
528     Q => ird_busy);
529
530 U21 : gh_edge_det_XCD_t
531   GENERIC MAP (same_clk => same_clk,
532                 sync_clk => sync_clk)
533   PORT MAP (
534     iclk => clk_i,
535     oclk => clk,
536     rst => rst,
537     d => rd_lsb,
538     re => srd_lsb);
539
540 U22 : gh_edge_det_XCD_t
541   GENERIC MAP (same_clk => same_clk,
542                 sync_clk => sync_clk)
543   PORT MAP (
544     iclk => clk_i,
545     oclk => clk,
546     rst => rst,
547     d => rd_msb,
548     re => srd_msb);
```

File: c:\My_Designs\gh_vhdl_lib\gh_vhdl_lib\src\gh_timer_8254\gh_counter_control.vhd (/U1/

549
550 **end** a;
551