

# Natalius 8 bit RISC Processor

Fabio Andrés Guzmán Figueroa  
fabioandres.guzman@opencores.org  
fabio.guzmanf@upb.edu.co

## 1. Description:

Natalius is a compact, capable and fully embedded 8 bit RISC processor core described 100% in Verilog. It occupies about 268 Slices, 124 FF, 503 LUTs (4 input) in Xilinx Spartan3E1600 (around 1.67% slices). Natalius offers an assembler that can run on any python console. The instruction memory is implemented using two Xilinx BlockRAM Memories, it stores 2048 instructions, each instruction has a width of 16 bits (2048x16). Each instruction takes 3 clock cycles to be executed.

Features:

1. 8 Bit ALU
2. 8x8 Register File
3. 2048x16 Instruction Memory
4. 32x8 Ram Memory
5. 16x11 Stack Memory
6. Three CLK / Instruction
7. Carry and Zero flags
8. 8 bit Address Port (until 256 Peripherals)

## 2. Instruction Set:

Natalius contains the typical instruction set on a processor. These are: Memory access, arithmetic, logical and flow control, as described in Table 1. Detailed instruction set shown in Table 3.

| Instruction | Description      | Type          | Instruction | Description           | Type         |
|-------------|------------------|---------------|-------------|-----------------------|--------------|
| ldi         | load immediate   | memory access | ret         | return subroutine     | flow control |
| ldm         | load from memory | memory access | adi         | add with imm          | arithmetic   |
| stm         | store to memory  | memory access | csz         | csr if zero           | flow control |
| cmp         | compare          | arithmetic    | cnz         | csr if no zero        | flow control |
| add         | addition         | arithmetic    | csc         | csr if carry          | flow control |
| sub         | subtraction      | arithmetic    | cnc         | csr if no carry       | flow control |
| and         | logic and        | logical       | sl0         | shift left zero fill  | logical      |
| oor         | logic or         | logical       | sl1         | shift left one fill   | logical      |
| xor         | logic xor        | logical       | sr0         | shift right zero fill | logical      |
| jmp         | jump             | flow control  | sr1         | shiftright one fill   | logical      |
| jpz         | jump if zero     | flow control  | rll         | rotary register left  | logical      |
| jnz         | jump if no zero  | flow control  | rrr         | rotay register right  | logical      |
| jpc         | jump if carry    | flow control  | not         | logic not             | logical      |
| jnc         | jump if no carry | flow control  | nop         | no operation          | nop          |
| csr         | call subroutine  | flow control  |             |                       |              |

Table 1. Natalius Instruction Set

### 3. Natalius Interface Signals:

The top-level interface signals to the Natalius Processor appear in Figure 1. and are described in Table 2.




Figure 1. Natalius interface connections

| Signal                | Direction | Description   |
|-----------------------|-----------|---|
| <b>clk</b>            | input     | <b>clock input:</b> All Natalius registers are clocked from the rising clock edge   |
| <b>rst</b>            | input     | <b>reset input:</b> To reset the Natalius processor, this rst is asynchronous input and it set program counter register to zero address   |
| <b>data_in[7:0]</b>   | input     | <b>Input data port:</b> The data is captured on the rising edge of CLK (used in <i>ldm</i> instruction)   |
| <b>data_out[7:0]</b>  | output    | <b>Output data port:</b> Output data appears on this port for three CLK cycles during a <i>stm</i> instruction, capture this data when write_e is high (used in <i>stm</i> instruction) |
| <b>port_addr[7:0]</b> | output    | <b>Port address:</b> This addresses the peripheral port to the input or output by instruction <i>ldm</i> or <i>stm</i>  |

Table 2. Interface signals descriptions

### 4. Organization of source codes:

The hierarchy of the files are shown in Figure 2.

| Opcode | Instr | Description           | Use   |
|--------|-------|-----------------------|---|
| 2      | ldi   | load immediate        | ldi rd,imm<br>(rd=imm)                                    |
| 3      | ldm   | load from memory      | ldm rd,port_addr<br>(rd=data_in <= mem[port_addr])        |
| 4      | stm   | store to memory       | stm rd,port_addr<br>(rd=data_out => mem[port_addr])       |
| 5      | cmp   | compare               | cmp rd,rs<br>(affects carry and zero)                     |
| 6      | add   | addition              | add rd,rs<br>(rd=rd+rs)                                   |
| 7      | sub   | subtraction           | sub rd,rs<br>(rd=rd-rs)                                   |
| 8      | and   | logic and             | and rd,rs<br>(rd=rd and rs)                               |
| 9      | oor   | logic or              | oor rd,rs<br>(rd=rd or rs)                                |
| 10     | xor   | logic xor             | xor rd,rs<br>(rd=rd xor rs)                               |
| 11     | jmp   | jump                  | jmp inst_addr<br>(pc=inst_addr)                           |
| 12     | jpz   | jump if zero          | jpz inst_addr<br>(pc=inst_addr if zero)                   |
| 13     | jnz   | jump if no zero       | jnz inst_addr<br>(pc=inst_addr if no zero)                |
| 14     | jpc   | jump if carry         | jpc inst_addr<br>(pc=inst_addr if carry)                  |
| 15     | jnc   | jump if no carry      | jnc inst_addr<br>(pc=inst_addr if no carry)               |
| 16     | csr   | call subroutine       | csr inst_addr<br>(pc=inst_addr) save pc+1 in stack        |
| 17     | ret   | return subroutine     | ret<br>(pc=value stored in stack)                         |
| 18     | adi   | add with imm          | add rd,imm<br>(rd=rd+imm)                                 |
| 19     | csz   | csr if zero           | csr inst_addr<br>(pc=inst_addr if zero) affects stack     |
| 20     | cnz   | csr if no zero        | csr inst_addr<br>(pc=inst_addr if no zero) affects stack  |
| 21     | csc   | csr if carry          | csr inst_addr<br>(pc=inst_addr if carry) affects stack    |
| 22     | cnc   | csr if no carry       | csr inst_addr<br>(pc=inst_addr if no carry) affects stack |
| 23     | s10   | shift left zero fill  | s10 rd<br>(rd <= {rd[6:0],0})                             |
| 24     | s11   | shift left one fill   | s11 rd<br>(rd <= {rd[6:0],1})                             |
| 25     | sr0   | shift right zero fill | sr0 rd<br>(rd <= {0,rd[7:1]})                             |
| 26     | sr1   | shiftright one fill   | sr1 rd<br>(rd <= {1,rd[7:1]})                             |
| 27     | rrl   | rotary register left  | rrl rd<br>(rd <= {rd[6:0],rd[7]})                         |
| 28     | rrr   | rotay register right  | rrr rd<br>(rd <= {rd[0],rd[7:1]})                         |
| 29     | not   | logic not             | sub rd,rs<br>(rd=rd-rs)                                   |
| 30     | nop   | no operation          | no operation<br>(take 3 clk )                             |

Table 3. Detailed Instruction Set

## 5. Assembler script

The assembler script was written in *python*, you can download *python* for any operating system from: [www.python.org](http://www.python.org). How to use the script from the console is as follows:




Figure 2. Source files hierarchy for Natalius processor and reference design

```
./assembler.py code.asm (linux)
python assembler.py code.asm (win cmd)
```

Where "code.asm" is the file that will be assembled. The output file is named: "instructions.mem", **and it must be included on the same route where the source codes are**, because the hardware description of the instruction memory (instruction\_memory.v) is needed.

It is also possible an assembled view line by line, this option is possible by adding the flag [-s] as shown below:

```
./assembler.py -s code.asm (linux)
python assembler.py -s code.asm (win cmd)
```

## 5.1 Example

Consider the following code:

```
csr negro
end      jmp end

negro     stm r0,32
          ldi r1,80
          ldi r2,60
          ldi r3,0
          ldi r4,0
nextc    cmp r4,r1
          jpz inc_fil
          stm r3,64
```

```

    stm r4,32
    adi r4,1
    jmp nextc
inc_fil   ldi r4,0
            cmp r3,r2
            jpz fneg
            adi r3,1
            jmp nextc
fneg      ret

```

The above code is saved in the file "example.asm". When running the line:  
./assembler.py -s example.asm

the console displays the following:

| addr | inst | asm       |
|------|------|-----------|
| 0    | 8002 | csr 2     |
| 1    | 5801 | jmp 1     |
| 2    | 2020 | stm r0,32 |
| 3    | 1150 | ldi r1,80 |
| 4    | 123C | ldi r2,60 |
| 5    | 1300 | ldi r3,0  |
| 6    | 1400 | ldi r4,0  |
| 7    | 2C20 | cmp r4,r1 |
| 8    | 600D | jpz 13    |
| 9    | 2340 | stm r3,64 |
| 10   | 2420 | stm r4,32 |
| 11   | 9401 | adi r4,1  |
| 12   | 5807 | jmp 7     |
| 13   | 1400 | ldi r4,0  |
| 14   | 2B40 | cmp r3,r2 |
| 15   | 6012 | jpz 18    |
| 16   | 9301 | adi r3,1  |
| 17   | 5807 | jmp 7     |
| 18   | 8800 | ret       |

## 6. Reference Design:

The reference design is the implementation of the classic video game (pong) using the processor Natalius. The architecture of this design is shown in Figure 3, a photo of the game in action is shown in Figure 4.




Figure 3. Hardware architecture of reference design (pong video game)



Figure 4. Reference design implementation on Spartan 3E 1600E Starter Kit Board

## ANNEX (Pong assembler code)

```

ldi r0,0                               csr moli
csr negro                                stm r2,21
ldi r1,25                                ldm r2,22
stm r1,21                                ldm r5,32
stm r1,22                                ldi r6,4
ldi r1,5                                 and r6,r5
stm r1,11                                sr0 r6
ldi r1,75                                sr0 r6
stm r1,12                                ldi r7,8
stm r0,5                                 and r7,r5
stm r0,6                                 sr0 r7
ldi r1,1                                 sr0 r7
stm r0,8                                 sr0 r7
stm r1,9                                 csr moli
punto ldi r1,40                            stm r2,22
stm r1,10                                csr cobo
ldi r1,30                                csr mobo
stm r1,20                                ldm r1,11
csr dbl                                 ldm r2,21
csr dbl                                 ldi r4,7
csr dbl                                 csr lineav
csr dbl                                 ldm r1,12
csr dbl                                 ldm r2,22
csr dbl                                 ldi r4,7
csr dbl                                 csr lineav
csr dbl                                 csr bola
csr dbl                                 csr delay
csr dbl                                 csr delay
csr dbl                                 csr delay
csr dbl                                 csr delay
csr dbl                                 ldi r7,1
csr dbl                                 stm r7,128
inicio csr marca                           stm r0,128
csr vermarc                             jmp inicio
csr negro                                delay      ldi r1,0
csr marca                               ldi r2,0
ldm r2,21                                ldi r3,255
ldm r5,32                                pat04     cmp r1,r3
ldi r6,1                                 jpz pat03
and r6,r5                                pat02     cmp r2,r3
ldi r7,2                                 jpz pat01
and r7,r5                                adi r2,1
sr0 r7                                 jmp pat02

```

|        |  |  |
|--------|--|--|
| pat01  | adi r1,1<br>ldi r2,0<br>jmp pat04<br>ret   | adi r6,1<br>stm r6,5<br>stm r0,9<br>jmp punto  |
| pat03  |  | comp05   |
| bola   | ldm r1,10<br>ldm r2,20<br>ldi r4,7<br>stm r1,32<br>stm r2,64<br>stm r4,96<br>csr we<br>ret   | cmp r2,r7<br>jnz comp06<br>ldi r6,1<br>stm r6,8<br>comp06  |
| mobo   | ldm r1,10<br>ldm r2,20<br>ldm r3,8<br>ldm r4,9<br>ldi r5,1<br>cmp r3,r5<br>jpz comp12<br>sub r2,r5<br>jmp comp13   | comp07<br>ldm r3,11<br>ldm r4,21<br>adi r3,1<br>cmp r1,r3<br>jnz comp08<br>cmp r2,r4<br>jpz comp09<br>adi r4,1<br>cmp r2,r4<br>jpz comp09  |
| comp12 | adi r2,1   | adi r4,1   |
| comp13 | cmp r4,r5<br>jnz comp14<br>adi r1,1<br>jmp comp15  | cmp r2,r4<br>jpz comp09<br>adi r4,1<br>cmp r2,r4   |
| comp14 | sub r1,r5  | jpz comp09   |
| comp15 | stm r1,10<br>stm r2,20<br>ret  | adi r4,1<br>cmp r2,r4<br>jpz comp09  |
| cobo   | ldm r1,10<br>ldm r2,20<br>ldi r3,78<br>ldi r4,58<br>ldi r7,2<br>cmp r1,r7<br>jnz comp04<br>ldm r6,6<br>adi r6,1<br>stm r6,6<br>ldi r6,1<br>stm r6,9<br>jmp punto | adi r4,1<br>cmp r2,r4<br>jnz comp08<br>comp09<br>ldi r6,1<br>stm r6,9<br>comp08<br>ldm r3,12<br>ldi r6,1<br>ldm r4,22<br>sub r4,r6<br>cmp r1,r3<br>jnz comp10<br>cmp r2,r4<br>jpz comp11 |
| comp04 | cmp r1,r3<br>jnz comp05<br>ldm r6,5  | adi r4,1<br>cmp r2,r4<br>jpz comp11  |

|            |            |             |
|------------|------------|-------------|
| adi r4,1   |            | csr lineav  |
| cmp r2,r4  | ganal      | jmp ganal   |
| jpz comp11 | comp01     | ldi r3,6    |
| adi r4,1   |            | cmp r2,r3   |
| cmp r2,r4  |            | jnz comp02  |
| jpz comp11 |            | ldm r1,11   |
| adi r4,1   |            | ldm r2,21   |
| cmp r2,r4  |            | ldi r4,4    |
| jpz comp11 |            | csr lineav  |
| adi r4,1   | gana2      | jmp gana2   |
| cmp r2,r4  | comp02     | ret         |
| jnz comp10 | lineav     | ldi r3,5    |
| comp11     | stm r0,9   | add r3,r2   |
| comp10     | ret        | cmp r2,r3   |
| moli       | ldi r3,1   | jnc ter     |
|            | ldi r4,55  | stm r2, 64  |
|            | ldi r5,2   | stm r1, 32  |
|            | cmp r6,r3  | stm r4, 96  |
|            | jnz comp03 | csr we      |
|            | cmp r2,r3  | adi r2,1    |
|            | jpz finmol | jmp con     |
|            | sub r2,r5  | ter         |
| comp03     | cmp r7,r3  | ret         |
|            | jnz finmol | negro       |
|            | cmp r2,r4  | ldi r7,1    |
|            | jpz finmol | stm r7,160  |
|            | add r2,r5  | stm r0,96   |
| finmol     | ret        | ldi r1,80   |
| marca      | ldm r5,5   | ldi r2,60   |
|            | ldi r1,19  | ldi r3,0    |
|            | ldi r2,5   | ldi r4,0    |
|            | ldi r4,6   | cmp r4,r1   |
|            | csr impnum | jpz inc_fil |
|            | ldm r5,6   | stm r3,64   |
|            | ldi r1,57  | stm r4,32   |
|            | ldi r2,5   | adi r4,1    |
|            | csr impnum | jmp nextc   |
|            | ret        | inc_fil     |
| vermarc    | ldm r1,5   | ldi r4,0    |
|            | ldm r2,6   | cmp r3,r2   |
|            | ldi r3,6   | jpz fneg    |
|            | cmp r1,r3  | adi r3,1    |
|            | jnz comp01 | jmp nextc   |
|            | ldm r1,12  | fneg        |
|            | ldm r2,22  | stm r0,160  |
|            | ldi r4,4   | ret         |
|            |            | we          |
|            |            | ldi r7,1    |
|            |            | stm r7,160  |
|            |            | ldi r7,0    |
|            |            | stm r7,160  |

|      |            |                 |
|------|------------|-----------------|
|      | ret        | sub r1,r7       |
| dbl  | csr delay  | ret             |
|      | csr delay  | segc ldi r7,2   |
|      | csr delay  | add r1,r7       |
|      | ldm r1,11  | add r2,r7       |
|      | ldm r2,21  | csr segv        |
|      | ldi r4,2   | ldi r7,2        |
|      | csr lineav | sub r1,r7       |
|      | ldm r1,12  | sub r2,r7       |
|      | ldm r2,22  | ret             |
|      | ldi r4,2   | segd ldi r7,4   |
|      | csr lineav | adi r2,4        |
|      | csr bola   | csr segh        |
|      | ret        | ldi r7,4        |
| segh | ldi r3,3   | sub r2,r7       |
|      | add r3,r1  | ret             |
| pon1 | cmp r1,r3  | sege ldi r7,2   |
|      | jpz mer1   | adi r2,2        |
|      | stm r2, 64 | csr segv        |
|      | stm r1, 32 | ldi r7,2        |
|      | stm r4, 96 | sub r2,r7       |
|      | csr we     | ret             |
|      | adi r1,1   | segf csr segv   |
|      | jmp pon1   | ret             |
| mer1 | ldi r3,3   | segg ldi r7,2   |
|      | sub r1,r3  | adi r2,2        |
|      | ret        | csr segh        |
| segv | ldi r3,3   | ldi r7,2        |
|      | add r3,r2  | sub r2,r7       |
| pon2 | cmp r2,r3  | ret             |
|      | jpz mer2   | impnum ldi r7,1 |
|      | stm r2, 64 | cmp r5,r7       |
|      | stm r1, 32 | jpz num01       |
|      | stm r4, 96 | ldi r7,4        |
|      | csr we     | cmp r5,r7       |
|      | adi r2,1   | jpz num01       |
|      | jmp pon2   | csr sega        |
| mer2 | ldi r3,3   | num01 ldi r7,5  |
|      | sub r2,r3  | cmp r5,r7       |
|      | ret        | jpz num02       |
| sega | csr segh   | ldi r7,6        |
|      | ret        | cmp r5,r7       |
| segb | ldi r7,2   | jpz num02       |
|      | add r1,r7  | csr segb        |
|      | csr segv   | ldi r7,2        |
|      | ldi r7,2   | cmp r5,r7       |

```
    jpz num03
    csr segc
num03    ldi r7,1
    cmp r5,r7
    jpz num04
    ldi r7,4
    cmp r5,r7
    jpz num04
    ldi r7,7
    cmp r5,r7
    jpz num04
    csr segd
num04    ldi r7,0
    cmp r5,r7
    jpz num05
    ldi r7,2
    cmp r5,r7
    jpz num05
    ldi r7,6
    cmp r5,r7
    jpz num05
    ldi r7,8
    cmp r5,r7
    jnz num06
num05    csr sege
num06    ldi r7,1
    cmp r5,r7
    jpz num07
    ldi r7,2
    cmp r5,r7
    jpz num07
    ldi r7,3
    cmp r5,r7
    jpz num07
    ldi r7,7
    cmp r5,r7
    jpz num07
    csr segf
num07    ldi r7,0
    cmp r5,r7
    jpz num08
    ldi r7,1
    cmp r5,r7
    jpz num08
    csr segg
    ret
num08
```