

TECHNISCHE UNIVERSITÄT

DARMSTADT

International Master Program Information & Communication Engineering

Reconfigurable Technologies

Dr. Gilles SASSATELLI sassatelli@lirmm.fr Gabriel Marchesan ALMEIDA marchesan@lirmm.fr

Winter Semester 2009

Lab 3.1

Running a RTOS on a MIPS based processor

1. Introduction

This Lab is devoted to the prototyping of a MIPS based processor called PLASMA using FPGA based boards and run an operating system on it. You will use Spartan 3 boards from Xilinx. Those are populated with a Xilinx Spartan 3 XC3S1000 FPGA and feature a lot of peripherals, from the classical pushbuttons and LEDs to Serial Interface and video. All the necessary information for this board is located on the Xilinx Web site (http://www.xilinx.com). Take a close look at the Spartan 3 starter kit manual (http://www.xilinx.com/support/documentation/boards_and_kits/ug130.pdf). The RTOS as well the Plasma processor you will prototype on the FPGA are both available on the OpenCores website (http://www.opencores.org/projects.cgi/web/mips/overview). After we have prototyped the Plasma processor on the board, you will compile the RTOS using a gcc-mips cross-compiler and upload it to the board.

2. Plasma Processor

The Plasma CPU is a small synthesizable 32-bit RISC microprocessor. It is currently running a live web server with an interrupt controller, UART, SRAM or DDR SDRAM controller, and Ethernet controller. The Plasma CPU executes all MIPS I(TM) user mode instructions except unaligned load and store operations [1].

This "clean room" CPU core is implemented in VHDL with either a two or three-stage pipeline. It is running at 25 MHz on a Xilinx FPGA and also verified on an Altera FPGA.

The Plasma CPU along with the Plasma RTOS and TCP/IP protocol stack are now running a live <u>Web</u> <u>Server</u> on a Xilinx FPGA.



The Plasma RISC CPU was also successfully used to control four communication robots using Xilinx Virtex FPGAs.

3. Tools

- 1- Xilinx ISE (to synthesize the Plasma Processor) [2]
- 2- Impact (to program the FPGA with either PROM File (.mcs) or Bitstream (.bit)) [2]
- 3- Serial Terminal (to send/receive data to/from serial interface) [3]
- 4- Gcc-mips cross-compiler (to compile C ANSI applications for the MIPS Processor)

4. Lab exercises

DOWNLOADING FILES

- 1. Download all the labs from either <u>http://www.microelectronic.e-technik.tu-</u> <u>darmstadt.de/staff/sassate/ef.html</u> or <u>http://www.lirmm.fr/~marchesan/</u> (Menu 'lectures' -> 'Reconfigurable Technologies') and copy to your \$(HOME) directory.
 - a. Datasheet/
 - i. Spartan3StarterKit/
 - 1. The Spartan 3 Starter Kit (PDF file)
 - b. Lab3-1/
 - i. Docs/
 - 1. The Lab3-1 manual
 - ii. ISE_Project/
 - 1. It is an empty folder, but you will save your Xilinx ISE Project in this folder.
 - iii. OS
 - 1. binary/
 - a. All the binary files of the tasks.
 - 2. gcc_mips/
 - a. The gcc mips cross-compiler
 - 3. kernel/
 - a. The RTOS kernel.
 - 4. tools/
 - a. The applications (opcodes, test1t, testmt, pi).
 - b. apptools/
 - i. Some applications used when compiling the tasks. (You don't need to change it).
 - iv. Screenshots/
 - 1. Some screenshots of the tools you have to use in this lab.
 - v. Vhdl_files/
 - 1. Plasma/
 - a. All the VHDL files of the Plasma Processor.
 - c. Lab3-2/ and Lab3-3/ are coming soon.

SYNTHESIZING THE PLASMA PROCESSOR

- 1. Launch Xilinx ISE Tool and go to Menu File->New Project (Figure 1).
- 2. Select the FPGA device (Figure 2).
- 3. Do not choose the option to add new VHDL source, in this step just click Next.
- 4. Add the VHDL files to your project (Figure 3).
- 5. In this step all your VHDL files are compiled, just click OK
- 6. Generate the bitstream file (.bit) (Figure 4).
- 7. Generate the ROM file (to be downloaded to the PROM)
 - a. Launch Xilinx Impact
 - b. Select 'create a new project' and click OK.
 - c. Select the second option 'prepare a PROM file' and click Next.
 - d. In this step give a name to your PROM file and choose the Location. (Figure 5).
 - e. Let the first option checked (by default) and click Next (Figure 6).
 - f. Check the first option (Auto Select PROM) and click Next.
 - g. Click Finish
 - h. In this step you have to browse your bitstream file (.bit), generated by the synthesis process. After uploading your file, you will be asked for adding a new device, just choose No (Figure 7).
 - i. In Menu bar, click on the Operations menu and select Generate File (Figure 8).
 - j. The next step is to program the ROM with your PROM file (.mcs). On the left Menu, click on Boundary Scan option and press (Ctrl + I) to initialize chain. The first window to appear will be related to the .bit file, just click Cancel. The second window will ask you to upload the .mcs file. Choose the right file and click Open.
 - k. Right click on the 'xcf04s' device and select Program (Figure 9). In this step you should receive the following message 'Programming completed successfully', if it is not the case, redo the previous step 'j'.

	Ser Marine 19	(ilinx - ISE	_
<u>File Edit View Projec</u>	ct <u>S</u> ource <u>P</u> rocess <u>W</u> indow <u>H</u> elp		
100000	XGGX Ma DIPP	X X 🔎 🖻 🔊 jā 6 0 0 j 🌶 🕅	
M 00	- f f a # %	x x x 9	
	×		
No project is	open		
Coloct:	New Project \	Wizard - Create New Project	
File->Open Pr	Enter a Name and Location for the Pi	roject	
or	Project Name:	Project Location	
File->New Pr	plasma	/home/gabriel/Darmstadt/lab01/plasma	
Source: M Snapsi	,		
	-Select the Type of Top-Level Source	for the Project	
No. di successi	Top-Level Source Type:	*	
No flow ava	HDL	-	
	,		
Processes	i		w.xilinx.com
	More Info	< Back Next > Cancel	
×			-
-			*
Console 🙆	rrors	K Find in Files	_
		CAP	S NUM SCRL

Figure 1 : Creating a new project

100	ST PALLARM -	Xilinx - ISE		_ O X
File Edit View Project	t Source Process Window Help			
	Y B B Y M M D H B F	YY @ B S B B B B B Y		
		₩ 0% X% 7%]] ¥		
No project is	open			
Calasti	New Projec	t Wizard - Device Properties		
File->Open Pt	-Select the Device and Design Flow	for the Project		
or		[Malue		
File->New Pr	Property Name	Value		
	Froduct Category	All Sporton3		
Source: 🏫 Snapst	Device	VC351000		
	Package	FT256		
	Speed	-5		
No flow ava	- option			
	Top-Level Source Type	HDL	-	
	Synthesis Tool	XST (VHDL/Verilog)	<u> </u>	
	Simulator	Modelsim-SE VHDL	<u> </u>	
	Preferred Language	VHDL	-	
	Enable Enhanced Design Summa	ry 🔽		
	Enable Message Filtering			
	Display Incremental Messages	F		
Processes	1		1 M	<u>xilinx.com</u>
	More Info	< <u>B</u> ack <u>N</u> ext >	Cancel	
×				*
	-			-
		1		
Console OE	rrors 🔒 👔 Warnings 🔂 Tcl Shell	Kind in Files		
			CAPS	NUM SCRL

Figure 2 : Selecting the FPGA Device (Spartan3, XC3S1000, FT256)

	i plasma_if.vhd
bus mux y	hd Firam image ybd
control.vhc	ram.vhd
mem_ctrl.v	/hd reg_bank.vhd
mlite_cpu.	vhd shifter.vhd
mlite_pack	.vhd aut.vhd
mult.vhd	
pc_next.vh	kd
pipeline.vh	d _
plasma_if.	ucf
File name: by	(hd" "ram vhd" "reg, bank vhd" "shifter vhd" "uart vhd"



Elle Edit View Project Source Process Window He	эlp						_16	×
L 🖸 🕷 🖉 🕹 🛛 X 🖻 🛱 X 📾 🖉 🖉 🖉	РХХЯ 🛛 🔁 🗛 🖪 🗖 🛄 .	🎤 😽 🛛 🕅 🕷 enable	_eth 🔹	6 7 9	@ n n	X 🕱 🛛 🖓 🗍	00	
X	EFPGA Design Summary		PLASMA	Project State	15			-
Sources for: Synthesis/Implementation	E-Design Overview	Project File:	plasma.ise	Current Stat	e: Ma	pped		
- eipiasma - C xc3s1000-511256	Summary	Module Name:	plasma_if	+ Error	s: No	Errors		
- Rest of the second se	Timing Constraints	Target Device:	xc3s1000-5ft256	+ Warn	ings: 61	Varnings		
u1_plama - plasma - logic (plasma.vhd)	Pinout Report	Product Version:	ISE 9.2i	+ Upda	ted: Th	u Feb 26 09:00	29 2009	
- plasma_if.ucf (plasma_if.ucf)	Clock Report							
	Seriors and warnings		PLASMA Pa	artition Sumr	nary			
	🖸 Translation Messages	No partition information	n was found.					
	🖸 Map Messages							
	Place and Houte Messages		Device Utili	zation Sumn	nary			
	- 1 Bitgen Messages	Logic Utilization		Used	Available	Utilization	Note(s)	
	All Current Messages	Number of Slice Flip	-lops	1,436	15,360	9%		
	E-Detailed Reports	Number of 4 Input LU	15	4,301	15,360	20%		
	Translation Report	Logic Distribution		0.747	7 600	250/		
Re Sources	- 🖸 Map Report	Number of Occupied s	onces	2,141	7,000	100%		
Cources Aganapsilots Libraries	Place and Route Report	logic	ontaining only related	2,141	2,747	100 /6		
· · · · · · · · · · · · · · · · · · ·	Project Properties	Number of Slices of	ontaining unrelated logic	0	2,747	0%		
Processes for: plasma_it - logic	Enable Ennanced Design Summary Enable Message Filtering	Total Number of 4 in	put LUTs	4,390	15,360	28%		
Create New Source	Display Incremental Messsages	Number used as logic		4,381				
- 😰 View Design Summary	Enhanced Design Summary Contents	Number used as a rou	ite-thru	9				
Design Utilities	Show Partition Data	Number of bonded IO	Bs	138	173	79%		
Synthesize - XST	- Show Warnings	IOB Flip Flops		57				
Complement Design	D Show Failing Constraints	Number of Block RAN	As	4	24	16%		
Generate Programming File	Show Clock Report	Number of GCLKs		2	8	25%		
		Total equivalent gate	o count for design	304,346				
ч <u> </u>		Additional JTAG gate	count for IOBs	6,624				-1
©∰ Processes	S Decian Summany	1						-
Phase 7.8 Phase 7.8	II Find in Files						<u>.</u>	

Figure 4 : Generating the Programming File (Bitstream .bit)

ile <u>E</u> dit <u>V</u> iew <u>W</u> indow <u>H</u>	MPACT - Prepare PROM Files
Image: Second	I want to target a
Modes MPACT Processes valiable Operations are:	PROM File Format MCS TEK UFP (C" format) EXO BIN ISC HEX Swap Bits
Operations (// *** BATCH CMI // *** BATCH CMI // *** BATCH CMI	Checksum Fill Value (2 Hex Digts): [FF
•	< Back Next > Cancel

Figure 5 : Naming the PROM file and choosing the Location

iMPACT - D:\Xilinx\10.1\de		
Eile Edit View Window E Image: Second and the	 iMPACT - Select PROM/Flash Mode Iam using a Xlinx PROM in Serial Mode I am using a Xlinx PROM in a Parallel Mode and the data bus width for my FPGA is: The same as the data width for my Flash/PROM device Bigger than the data bus width for my Flash/PROM device: I need to create multiple PROM files split across the data bus as selected below: Two x16 PROMs -> x32 FPGA Data Bus 	
Available Operations are: Operations X // *** BATCH CMI // *** BATCH CMI // *** BATCH CMI if the second secon	< Back Next > Cancel	<u>ittp://www.xilinx.com</u> • •



MPACT - Calect DROM/Flack Mode					
Eile Edit View Operations Window Help					
Pows Rows Rows Rows Rows Rows Rows Rows R	Add Device	ISE Project) plasma)	The Recher	rher	×
Select MAP Desktop Configuration	🖣 Organiser 👻 🏢 Affic	hages 👻 📑 Nouveau dos	sier		0
Boyten SPI Configuration Government PROM File Formatter Modes MAPACT Processes Xavable Coperations are	Liens favoris Documents Emplacements réce Bureau Odinateur Images Musique Musique	Nom _ngo _xmrgs _plasma_xdb _xst _plasma_if.bit	Date de modificati 26/02/2009 17:17 26/02/2009 17:21 26/02/2009 17:21 26/02/2009 17:14 26/02/2009 17:21	Type Dossier de fichiers Dossier de fichiers Dossier de fichiers Dossier de fichiers Fichier BIT	Taille
Operations PROM Rie Formatter X Number of PROMs : 0 // *** BAICH CMD : setAttribute -design -attr Codput Ener Warning	Public Dossiers Nom du fi	<fbt< td=""><td>m FP</td><td>GA Bit Files (*.bit) Dugitr I▼ Annule</td><td>Þ F</td></fbt<>	m FP	GA Bit Files (*.bit) Dugitr I▼ Annule	Þ F

Figure 7 : Choosing the bitstream file (.bit)

iMPACT - D:\Xilinx\10.1\default.ip	of	
File Edit View Operations Windo	w Help	
👌 🖥 🐹 🖻 🖉 🗮 💥	## \$: \$ \$\$0 \$ %	
Flows	Kanal State PROM File Formatter	
Boundary Scan Boundary Scan Boektop Configuration Desktop Configuration Configuration PROM File Formatter	xc104s 76.85 % Full xc3s1000 plasme_if.bt	E
Available Operations are: Generate File	PROM File Generation Succeeded	w.xilinx.com
Operations	B PROM File Formatter	
X Writing file "D:\Xil: Writing file "D:\Xil: Writing file "D:\Xil: Vriting file "D:\Xil: Output Error Warming	<pre>inx\10.1\//PLASMA.mcs". .nx\10.1\//PLASMA.prm". .nx\10.1\//PLASMA.sig".</pre>	* *
	PROM File Generation Target Xilinx PROM 3,223,488 Bits used File: PLASMA	in Location: D:\Xilinx\10.1V
and the second se		

Figure 8 : PROM File Generation Succeeded

iMPACT - D:\Xilinx\10.1\default.ipf	A Check for first safety (here)	And Milling and disk Your	
File Edit View Operations Output Deb	oug <u>Window H</u> elp		
🖻 🗟 🖌 🕤 🖨 💥 🔡 🗄	1 🛱 11 🏭 🚆 😝 🖸 🤪 😽		
Flows ×	🐊 Boundary Scan		
Boundary Scan Boundary Scan Pre? Pre? PreASMAmcs SelectMAP Boundary Scan Boundary Scan Proverse Proverse Proverse PROM File Formatter Modes MAPACT Processes X Available Operations are:	TDI EXHAR EXH xc3s1000 xcft 	Program Verify Erase Blank Check Readback Get Device ID Get Device Checksum Get Device Signature/Usercode Assign New Configuration File	E
➡ Program □□ ➡ Venfy		Set Programming Properties Set Erase Properties	ww.xilinx.com
Operations	Boundary Scar	1	
X '2': Loading file 'D:/Xi: done. // *** BATCH CMD : setAtt * Output Error Warning	Linx/10.1/PLASMA.mcs'	inextdevice -value "(null) Configuration Platform	"
	C Processes More Info	< gack Next > Cancel 0	ilinx.com

Figure 9 : Programming the ROM

COMPILING APPLICATIONS

- 1. Go to Start->Run-> and type cmd;
- 2. Go to \$(HOME)/lab3-1/OS/tools/ directory
- 3. Compile the application opcodes by typing **gmake opcodes**. In this step the file opcodes.asm is compiled using gcc-mips cross compiler. The opcodes.bin file is generated and copied to \$(HOME)/lab3-1/OS/binary/ directory. This file you will send through the serial port to the board.

SENDING APPLICATIONS TO THE BOARD

- 1. Connect the serial cable (male/female) to the Spartan 3 kit board.
- 2. Open the Serial Terminal [3].
- 3. You will receive a message asking you to establish a connection, just click Cancel.
- 4. In Menu bar, click on the Setup menu and select Serial Port, choose the Port (COM1, COM2, COM3, COM4) where you cable is connected on, configure the Speed to 57600 and click OK. (Figure 10).
- 5. Assuming your FPGA is already configured (ROM programmed), switch on the board and push the PROG Button (left side, near to VGA interface). In this step, the boot-loader, previously programmed on the FPGA will be executed.
- 6. After you have pushed the PROM button, you should receive a 'greetings' message in your serial terminal program. (Figure 11).

- 7. In Menu bar, click on the File menu and select Send File..., select your binary file (.bin) located in the \$(HOME)/lab3-1/OS/Binary/ directory and check the box 'Binary' (Figure 12).
- 8. After sending the binary file to be executed on the Plasma Processor, you should receive the program output. (Figure 13).
- 9. Go to section 'COMPILING APPLICATIONS and redo the steps for the following applications:
 - a. opcodes.asm (gmake opcodes)
 - i. Application written in assembly code
 - b. task1.c (gmake test1t)
 - i. Application written in C code compiled with the OS (Operating System)
 - c. tasks.c (gmake testmt)
 - i. Application which creates two tasks running concurrently with the OS.
 - d. pi.c (gmake pi)
 - i. Application which calculates the PI value using the gettime() function to measure the computation time (clock cycles).
- 10. After you have compiled and tested the applications, you will implement the following application:
 - a. Calculate the first 1000 prime numbers and print them on the screen (printf function). You can find in \$(HOME)/lab3-1/OS/kernel/libc.c file some useful functions for helping you in this process. The output should be something like presented in Figure 15. The output should be something like shown in Figure 14.*

*Run the application on the Plasma processor and get the performance of your application (in number of clock cycles). Before checking your application is working properly, remove the printf calls and measure the performance.

- 11. Write a short report describing the performance results for your application and attach the source code to the report.
- 12. Send it for both of us <u>sassatelli@lirmm.fr</u>, <u>marchesan@lirmm.fr</u> with the following subject:

Subject: Reconfigurable Technologies TUD: LAB3.1 [Yourname]

ra Term: Serial port se	tup	_
Port:	COM4	ок
<u>B</u> aud rate:	57600	
<u>D</u> ata:	8 bit •	Cancel
P <u>a</u> rity:	none •	•
<u>S</u> top:	1 bit 🔹	• <u>H</u> elp
Elow control:	none	•
Transmit del O mse	ay ec/ <u>c</u> har O	msec/line

Figure 10 : Serial Port Setup

ile	Edit	Setup	Control	Window	Resi <u>z</u> e <u>H</u> elp	
eet i	nas fro	n the boo	ot loader Fel	o 11 2009 12	:04:53:	
					а (L. 040)	
t in	g tor d	inary Ina	ige linked -	ας ΠΧΤΠΠΠΠΠΟ	и соу опни	

Figure 11 : Greetings from the boot loader

Regarder dans : Binary	- 🕝 🛊 📂 🖽 -	
Nom Date de modificati	Туре	Taille
opcodes.bin 27/02/2009 13:28	Fichier BIN	4 Ko
Nom du fichier : accades bin		Quyrir
Turner de Baleiren :		
		Ainde

Figure 12 : Sending binary files using Tera Term



Figure 13 : Application output

wootings from the bestlander Eck 44	0000 40 0	1.50		
reerings from the bootloader FeD 11	2009 12:0	4:53:		
laiting for binary image linked at D	x10000000	(by GMA)		
tarting RTOS				
IS_GP = 1000db10				
hread add = 100ffb0c				
hread name = Idle TaskObj = 00000000				
S_INIT				
hread add = 100fd93c				
hread name = Main 'askObj = 00000000				
IS START				
rine APP starts	12247	1000	2	5081 S
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	23 53 83 113 157 193 2233 271 313 359 401 443 7587 619 661 719 761 859 911 1097 71153 12213 9067 10153 12219 91301 1253 1259 91301 1253 1259 91301 1253 1253 1253 1253 1253 1253 1253 125	29 59 89 127 163 197 239 2277 317 367 409 449 491 547 547 547 547 547 547 547 547 547 543 631 673 727 769 863 919 1019 1019 1019 1019 1019 1019 1019	, 1 61 97 131 167 199 281 331 373 419 457 559 641 4557 733 773 827 733 773 827 723 723 1021 1063 1109 1171 1223 1279 1021 1307 1381	37 67 101 137 137 211 283 2337 284 283 337 241 461 503 563 601 643 683 739 787 937 993 1031 1069 1117 1181 1229 1283 1319 1399

Figure 14 : Prime application output

4. References

- [1] Steve Rhoads. Plasma most MIPS I(TM) opcodes: Overview. Available at <u>http://www.opencores.org/projects.cgi/web/mips/overview.htm</u>, 2009.
- [2] Xilinx ISE Foundation. Available at <u>http://www.xilinx.com/ise/logic_design_prod/webpack.htm</u>, 2009.
- [3] Tera Term. Free Terminal Emulator. Available at http://ttssh2.sourceforge.jp/, 2009.