

Small soft core uP inventory
under 500 LUTs with source code

©2014 James Brakefield

uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	reporter	comment s	LUTs ALM	U T	RAM	bl k	F max	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last year	reference	note worthy	comments																
Lutiac		custom	David Galloway, David	2 reg	16	NA	stratix-4	David Galloway		140	A	4		198		0.67	1.0	948	either							64	N	64	32	3	2010		Lutiac - Small Soft Proc	no inst RAM, instead microcode	no inst mem: small state machine, ~200 in																	
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-3	Eric Wallin		1800	4	4	3	200		1.00	1.0	111	verilog			yes	N				N	40	10	8	2013	2014		4-8 symmetrical stacks, eight threads via pipeline barrel																		
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-5	Eric Wallin		1877	4	4	3	226		1.00	1.0	120	verilog			yes	N				N	40	10	8	2013	2014		4-8 symmetrical stacks, eight threads via pipeline barrel																		
blue	16-bit CPU Blue	stable	Al Williams	accum	16	16	spartan-6	James Brakefield	missing file		6					0.67	1.0	###	verilog	16	top web					4K	4K	N	16	2	2009	2010		Vexon Foster's Blue derivative	http://www.youtube.com/watch?v=dt4ze																	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Brakefield		40	6	1	357	14.5	0.04	1.0	357	vhdl	3	lem1_9	yes	asm	N	Y	6	11	N	8	64	1	2003	2009		Custom small 2 pipe stage is twice as fast	"logic emulation machine"																	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4	Martin Schoeberl		189	4	1	160	0.67	1.0	567	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoeberl		188	4	1	129	0.67	1.0	460	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl		112	6	1	182	14.7	0.67	1.0	1089	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4	James Brakefield		132	4	1	199	13.1	0.67	1.0	1010	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	James Bra	probably s	116	4	1	155	14.7	0.67	1.0	898	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James Bra	probably s	66	6	1	222	14.7	0.67	1.0	2257	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																
leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7	James Bra	adjusted to	115	6	1	277	14.7	0.67	1.0	1614	vhdl	6	leros	to	yes	yes	N			64K	64K		2	2	2008	2012	Leros - A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like																
mcpu	MCPU A minima	stable	Tim Boscke	accum	8	8	spartan-6	James Brakefield		41	6		384	14.7	0.17	1.0	1592	vhdl	1	tb02cpu	yes	asm	N			64	64	Y	4		2007	2014		fits into 32 macrocell CPLD	reduced MIPS/clk due to only 4 inst																	
micro16b	micro16b	beta	John Kent	accum	16	16	kintex-7	Xilinx		205	6		434	14.7	0.33	2.0	349	vhdl	1	u16bcpu	yes	asm	N	N		64K	64K	Y	8		2002	2008	members.optushome.c	very limited inst set	MIPS/clk adj, 2 clks/inst																	
popcorn	popcorn	stable	Jeung Joon Lee	accum	8	8x	spartan-6	James Brakefield		268	6		171	14.7	0.33	1.0	211	verilog	4	pc	yes	asm	N			64K	64K	Y	43		2000			small 8 bit uP																		
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	spartan-6	James Brakefield		198	6		170	14.7	0.33	1.0	100	vhdl	1	TISC	yes	asm	N			256	1K	Y	2		2009	2009		minimal accumulator machine																		
usimplex	Microsimplex	stable	Pablo Salvadeo etal	accum	12	12	stratix-2	Pablo Salvadeo		48	4		134	9.1	0.17	1.0	476	vhdl	3	usimplex_cpu	yes	asm	N			512	512		8		2011			von Neuman arch, Simplex processor	MIPS/Mhz reduced due to few inst																	
c16	16 Bit Microcont	stable	Jsauermann	C	16	8x	spartan-3	James Brakefield		1850	4	16	57	14.7	0.33	1.0	10	vhdl	22	Board c_min	yes	asm	N	C,asm		64K	64K	Y	5		2003	2012		8080 derivative, optional UART, 8-bit memory port	registers in RAM like TMS9900, uses Altera AHDL, megafunctions & schematic entry																	
tiny8	tiny8	mature	Ulrich Riedel	CISC	8x	8x	spartan-3	James Brakefield								1.0	10	AHDL				asm	N			64K	64K	Y			2002	2009		very limited inst set																		
xproz	xproz	stable	Herbert Kleebauer	CISC	16	16x										1.0		schematic				asm	N			64K	64K				1995			documentation in German																		
ensilica	ensilica.com	proprieta	ensilica.com	esi-1600	32	16	virtex-5	ensilica		1100	6		160	0.67	1.0	97	not avail					yes	asm	N		64K	64K		16			2011		www.ensilica.com	verilog source included with license	10 addressing modes																
ensilica	ensilica.com	proprieta	ensilica.com	esi-3200	32	16	stratix-4	ensilica		1800	A		200	1.00	1.0	111	not avail					yes	asm	N		4G	4G		16	5			2011		www.ensilica.com	verilog source included with license	10 addressing modes															
b16	b16	stable	Bernd Paysan	forth	16	5	spartan-6	James Brakefield		554	6		134	0.67	1.0	162	verilog	1	b16	yes	yes	N													2002	2011	bernd-paysan.de/b16.ht	two versions: one/15 source files, derived from c18														
dfp	dfp	stable	Ron Chapman	forth	X	Y	spartan-6	James Brakefield		334	6		112	14.7	0.33	1.0	111	vhdl	25	top	yes	yes	N															2003	2009		8-bitter, generates a custom VHDL stack machine, compiler is in Forth											
J1	J1	stable	James Bowman	forth	16	16	spartan-6	James Brakefield		333	6		117	14.7	0.80	1.0	280	vhdl	1	j1	yes	forth	N			64K	64K		16		2	2006	2010	excamera.com/sphinx/f	uCode inst, dual port block RAM	32 deep data & return stacks																
J1	J1	stable	James Bowman	forth	16	16	kintex-7	James Brakefield		387	6	4	133	14.7	0.80	1.0	275	vhdl	1	j1	yes	forth	N			64K	64K		16		2	2006	2010	excamera.com/sphinx/f	uCode inst, dual port block RAM	32 deep data & return stacks																
J1	J1	stable	James Bowman	forth	16	16	kintex-7	James Bra	syntax errors		6			14.7	0.80	1.0	###	vhdl	1	j1	yes	forth	N			64K	64K		16		2	2006	2010	excamera.com/sphinx/f	uCode inst, dual port block RAM	32 deep data & return stacks																
jop	JOP a Java Optim	stable	Martin Schoeberl etal	forth	16	16	cyclone-1	Martin Schoeberl		2000	4		100	10	0.67	1.0	34	vhdl	11	core	yes	asm	N		256K	256K													2004	2014		opencores download is empty	https://github.com/jop-devel/jop									
microcore	microcore	beta	Klaus Schleisiek	forth	32	8	spartan-6	James Brakefield		591	6		71	14.7	1.00	1.0	120	vhdl	10	core	yes	asm	N		2M	512K													2004			good documentation										
myforthproc	FORTH process	stable	Gerhard Honner	forth	32	8	spartan-3	James Bra	xilinx primitives n	4				14.7	1.00	1.0	###	vhdl	51	mycpu	yes	asm	N			64K	64K														2012	2012		DPANS'94 32-bit Forth, masters thesis, four variants								
nige_machine	nige_machine	stable	Andrew Read	forth	32	8			unable to find files							1.0		vhdl	29	CPU	yes	asm	N		16M	16M		512	512											2014			standalone Forth system									
sbcc	Small Stack Base	stable	Rodney Sinclair	forth	8	9			syntax errors							1.0		vhdl	3	core	yes	asm	N																		2012	2014		Python program generates the Verilog								
zpu	ZPU the worlds	stable	Oyvind Harboe	forth	32	8	spartan-6	Oyvind Harboe		1259	6		135	0.10	1.0	11	vhdl	23	zpu_core	yes	yes	N			4G	4G	Y	37														2008	2009	www.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz							
zpu	ZPU the worlds	stable	Oyvind Harboe	forth	32	8	spartan-3	Oyvind Harboe		440	4		85	0.05	1.0	10	11	vhdl	23	zpu_core	yes	yes	N			4G	4G	Y	37														2008	2009	www.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz						
8bit_chapman	8bit_chapman	beta	Rob Chapman, Steven	forth	8	8	kintex-7	James Bra	syntax errors		6			14.7	0.33	1.0	###	vhdl	10	top	yes	asm	N			256	256																	1998			course work					
cpu16	cpu16	beta	C. H. Ting	forth	16	5	kintex-7	James Bra	case const	367	6		355	14.7	0.67	1.0	648	vhdl	1	cpu16	yes	asm	N			64K	64K																			2008	2009	www.zylin.com	part of eForth?			
dataflow_chapman	dataflow_chapman	alpha	Rob Chapman, Steven	forth			kintex-7	James Bra	file WebCase rep	6				14.7	0.33	1.0	###	vhdl	27	DataFlow	yes	asm	N			256	256																					2003			course work	
ms16	ms16	beta	Philipp Leong, Tsang, Le	forth	16	4	kintex-7	James Brakefield		303	6		256	14.7	0.67	1.0	566	vhdl	13	cpu	yes	asm	N			256	256																						2001			CPLD prototype
p16	p16	alpha	Don Golding	forth	16	5	kintex-7	James Bra	bad syntax	6				14.7																																						

