

uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALM	pr o g r a m	blk ram	F max	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last rev	reference	note worthy	comments			
IDEA		proprietary	Cheah et al	RISC	16	32	virtex-6	Cheah	adjust	115	6	1	534		0.67	1.0	1883	not avail																				
leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James Brakefield	adjust	115	6	1	277	14.7	0.67	1.0	1614	vhdl	6	leros "top"	yes	asm	N		64K	64K			20	32	9	2011	2012	A Lean FPGA Soft Processor Leros: A Tiny Microprocessor	uses DSP slice in barrel mode for ALU short LUT inst ROM	By Xilinx, no source 256 word data RAM, PIC like		
mcipu	MCPU A minimal	stable	Tim Boscke	accum	8	8	spartan-6-3	James Brakefield		41	6		384	14.7	0.17	1.0	1592	vhdl	1	tb02cpu2	yes	asm	N		64K	64K	Y	4				2007	2014		fits into 32 macrocell CPLD	reduced MIPS/clk due to only 4 inst		
risc_core_i	RISC_Core_I	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakefield		349	6	1	717	14.7	0.67	1.0	1377	vhdl	13	CPU	yes	asm	N		1K	1K			8	4	2001	2009		Harvard arch	dubious Fmax			
risc_core_ii	RISC_Core_II	planning	Manuel Imhof	RISC	16	16	spartan-6	James Brakefield		112	6	1	182	14.7	0.67	1.0	1089	vhdl	6	leros "top"	yes	asm	N		64K	64K			2	2	2008	2012		short LUT inst ROM	256 word data RAM, PIC like			
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James Brakefield		132	4	1	199	13.1	0.67	1.0	1010	vhdl	6	leros "top"	yes	asm	N		64K	64K			2	2	2008	2012		short LUT inst ROM	256 word data RAM, PIC like			
risc16f84	risc16f84	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakefield		331	6		333	14.7	1.00	1.0	1007	verilog	1	risc16f84	yes	asm	N	Y	256	4K	Y					2002	2013		PIC16 data sheets	derived from COPIC by Sumio Morioka		
Lutiac		custom	David Galloway, David	2 reg	16	NA	stratix-4	David Galloway		140	4	4	198	0.67	1.0	948	either									64	N	64	32	3	2010		Lutiac - Small Soft Processor	no inst ROM, instead microcode	no inst mem: small state machine, ~200 inst optimal			
Leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James Brakefield		116	4	1	155	14.7	0.67	1.0	792	vhdl	6	leros "top"	yes	asm	N		64K	64K			2	2	2008	2012		short LUT inst ROM	256 word data RAM, PIC like			
avr8	Reduced AVR Core	beta	Nick Kovach	AVR	8	16	kintex-7-3	James Brakefield		174	6		418	14.7	0.33	1.0	798	verilog	1	rAVR	yes	asm	N		64K	64K	Y	17	4	2010	2010		AVR data sheets	not a full clone, doc is opencores page				
octavo		beta	Charles LaForest	reg	16	16	stratix-4	Charles LaForest		500	4	1	550	0.67	1.0	737	verilog	18	Octavo	yes	asm	N					14	16	10	2012	2012		Octavo: an FPGA-Centred	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn inst			
ourisc	16-bit Open uRISC	beta	Joao Carlos	alpha	16	16	stratix-4	Joao Carlos		500	4	1	550	0.67	1.0	737	vhdl	13	cpu	yes	asm	N									2013	2013		very incomplete source code	part of eForth?			
ARM_Cortex_A9		ASIC	ARM	ARM a9	32	16	armv9	ARM		367	6		355	14.7	0.67	1.0	648	vhdl	1	cpu16	yes	asm	N		64K	64K						2000						
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoeberl		189	4	1	160	0.67	1.0	567	vhdl	6	leros "top"	yes	asm	N		64K	64K			2	2	2008	2012		altera data sheets	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches			
msl16		beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakefield		303	6		256	14.7	0.67	1.0	566	vhdl	13	cpu	yes	asm	N		256							2001	2008		short LUT inst ROM	256 word data RAM, PIC like		
ARM_Cortex_A9		ASIC	ARM	ARM a9	32	16	zynq	xilinx		4500	6		1000	2.50	1.0	556	asic			yes	yes	Y		4G	4G	Y	80	16	10	2012		xilinx plan ahead: an	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
alwcpu	Alwcpu	alpha	Andreas Hilvarsson	RISC	32	16	kintex-7-3	James Brakefield		298	6		237	14.7	0.67	1.0	533	vhdl	7	top	yes	some	N		64K	64K	Y	80	16	10	2009	2009		400 LUTs				
ARM_Cortex_A9		ASIC	ARM	ARM a9	32	16	yclone V	altera		4500	4		925	2.50	1.0	514	asic			yes	yes	Y		4G	4G	Y	80	16	10	2012		altera data sheets	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches				
microblaze		proprietary	Xilinx	ublaize	32	32	kintex-7	Xilinx		546	6	1	264	1.03	1.0	498	not avail			yes	yes	opt			32	32	Y	86	32	3	2002	2012	www.xilinx.com/tool	area optimized	70 configuration options, MMU optional			
usimplex	MicroSimplex	stable	Pablo Salvadeo et al	accum	12	12	stratix-2	Pablo Salvadeo		48	4		134	9.1	0.17	1.0	476	vhdl	3	usimplex cpu	yes	asm	N		512	512			8			2011			von Neuman arch, Simplex processor	MIPS/MHz reduced due to few inst		
microblaze		proprietary	Xilinx	ublaize	32	32	kintex-7	Xilinx		1201	6	32	408	1.30	1.0	441	not avail			yes	yes	opt			32	32	Y	86	32	5	2002	2012	www.xilinx.com/tool	performance optimized	70 configuration options, MMU optional			
nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		895	4		310	1.13	1.0	390	no source			yes	yes	opt			4G	4G	Y	32	32	2004	2004		ftg-pt, caches & MMU options	Nios II/f: fastest version				
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Brakefield		40	6	1	357	14.5	0.04	1.0	357	vhdl	3	lem1_9m	yes	asm	N	Y	6	11	N	8	64	1	2003	2009		very small, 2 pipe stage is twice as fast	"logic emulation machine"			
micro16b		beta	John Kent	accum	16	16	kintex-7	Xilinx		205	6		434	14.7	0.33	2.0	349	vhdl	1	u16bcpu	yes	asm	N	Y	64K	64K	Y	8				2002	2008	members.optushome	very limited inst set	MIPS/clk adj'd, 2 clks/inst		
picoblaze	picoblaze	stable	Ken Chapman	picoblaze	8	18	spartan-3-4	James Brakefield		178	4		182	14.7	0.33	1.0	338	vhdl	1	kcpm3	yes	asm	N		256	2K	Y					2003	2003		picoblaze data sheets	2 clocks per inst		
nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		650	4		300	0.64	1.0	293	no source			yes	yes	opt			4G	4G	Y	32			2004	2004		NIOS2 data sheets	ftg-pt, caches & MMU options			
j1		stable	James Bowman	forth	16	16	spartan-6	James Brakefield		333	6	1	117	14.7	0.80	1.0	275	vhdl	1	j1	yes	forth	N		64K	64K			16	2	2006	2010		excamera.com/sphinx	uCode inst, dual port block RAM	32 deep data & return stacks		
Lutiac		custom	David Galloway, David	2 reg	16	NA	stratix-4	David Galloway		480	4	4	197	0.67	1.0	293	either								Y	128	N	64	32	3	2010	2010		Lutiac - Small Soft Processor	no inst ROM, instead microcode			
j1		stable	James Bowman	forth	16	16	kintex-7-3	James Brakefield		387	6	4	133	14.7	0.80	1.0	275	verilog	1	j1	yes	forth	N		64K	64K			16	2	2006	2010		excamera.com/sphinx	uCode inst, dual port block RAM	32 deep data & return stacks		
light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakefield		154	6	1	247	14.7	0.17	1.0	265	verilog	5	i80soc	yes	asm	N	N	64K	64K	Y					2007	2012		8080 data sheets	targeted to area, includes UART, interrupt ctr & RAM		
light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakefield		154	6	1	247	14.7	0.17	1.0	265	verilog	5	light8080	yes	asm	N	N	64K	64K	Y					2007	2012		8080 data sheets	targeted to area, bare core		
lem16_18m		alpha	James Brakefield	accum	16	18	spartan-6-3	James Brakefield		471	6	1	178	14.7	0.67	1.0	253	vhdl	2	lem16_18m	yes	asm	N	Y	16	16	Y	100	3	1	2009	2013		LUT instructions, bit fields to/from data memory				
natalius_8bit	Natalius 8 bit RISC	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakefield		232	6	1	175	14.7	0.33	1.0	249	verilog	12	natalius	yes	asm	N		32	2K	Y		8			2012	2012			return stack & register file		
atlas_core	Atlas Processor	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakefield		655	6	1	192	14.7	0.80	1.0	235	vhdl	13	ATLAS CCore	yes	asm	N		4G	4G	N	80	8			2013	2013			ARM thumb like inst set, also X2 versio		
nios2		proprietary	Altera	Nios II	32	32	arrisa-5	Altera		1355	A		280	1.13	1.0	232	no source			yes	yes	opt			4G	4G	Y		32	2004	2004		NIOS2 data sheets	ftg-pt, caches & MMU options				
sayeh_proce	SAYEH education	stable	Alireza Haghdoost, Arm	RISC	16	32	kintex-7-3	James Brakefield		479	6	1	164	14.7	0.67	1.0	230	verilog	13	Sayeh	yes	asm	N		64K	64K			32	2008	2009		haghdoost.persiangu	simple RISC				
eric5		proprietary	enter-electronics.com	forth	9	8	yclone-4-6	enter-electro		110	4	opt	60	0.42	1.0	229	not avail			yes	yes	opt			512	1K			3-4	2007	2007			25 MIPS: ERIC5s, ERIC5Q				
pacoblaze		mature	Pablo Kocic	picoblaze	8	18	spartan-3	Pablo Kocic		177	4	1	117	14.7	0.33	1.0	218	verilog	18	pacoblaze	yes	asm	N		8	11	Y	57	2		2006	2006	bleyer.org/pacoblaze	3 versions, behavioral coding	small 8 bit uP			
popcorn		stable	Jeung Ioon Lee	accum	8	8x	spartan-6-3	James Brakefield		268	6		171	14.7	0.33	1.0	211	verilog	4	pc	yes	asm	N		64K	64K	Y	43				2000						
light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-6	James Brakefield		148	6	3	172	14.7	0.17	1.0	192	verilog	5	light8080	yes	asm	N	N	64K	64K	Y		</									