

Small soft core uP Inventory
under 500 LUTs with source code

©2014 James Brakefield

uP_cores_1	opencores_name	status	author	style / clone	data size	inst size	FGPA	reporter	comm ents	LUTs ALM	RAM	blk ram	F max	tool ver	MIPS /clk	clk/inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flg pt	Ha	max data	max inst	bytes	# inst	# reg	pipe len	start year	last ver	reference	note worthy	comments					
mc6809e	beta	Flint Weller	6809	8	8x	kintex-7-3	James Bra	level prim	6						14.7	0.33	3.0			vhdl	26	core_68	yes	yes	N	64K	64K	Y			1999		6809 data sheets	course work, ASIC orientation						
lutiac	custom	David Galloway, David	2 reg	16	NA	stratix-4	David Galloway		140	4	4	198			0.67	1.0	947.6			vhdl & verilog	5	lutiac	yes	yes	N	64	64	Y	64	32	3	2010		Lutiac - Small Soft Proc	no inst RAM, instead microcode	no inst mem: small state machine, ~200 in				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-3	Eric Wallin	1800	4	4	3	200		13.0	1.00	1.0	111.1		verilog		core	yes	N				N	40	10	8	2013	2014			4-8 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-3	James Brakefield	628	4	3	217	###		13.1	1.00	1.0	345.0		verilog		core	yes	N				N	40	10	8	2013	2014			4-8 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	aria-2	James Brakefield	905	4	8	19	284	###	13.1	1.00	1.0	313.4		verilog		core	yes	N				N	40	10	8	2013	2014			4-8 symmetrical stacks, eight threads via pipeline barrel				
blue	16-bit CPU Blue	stable	Al Williams	accum	16	16	cyclone-3-5	James Bra(remov	1025	4					14.7	0.67	1.0	41.1		verilog	16	topbox	web	N	4K	4K	N	16	2		2009	2010			Caxton Foster's Blue derivative	http://www.youtube.com/watch?v=2vtd4z				
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3-5	James Brakefield	55	4					1.36	###	14.5	0.04	1.0	98.7		vhdl	3	lem1_9h	yes	asm	N	64	2K	N	8	64	1	2003	2009			very small, 2 pipe stage is faster with no	"logic emulation machine"	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3-5	James Brakefield	42	6					1.217	###	14.5	0.04	1.0	207.0		vhdl	3	lem1_9h	yes	asm	N	64	2K	N	8	64	1	2003	2009			very small, 2 pipe stage is faster with no	"logic emulation machine"	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Brakefield	40	6					1.358	###	14.5	0.04	1.0	357.5		vhdl	3	lem1_9h	yes	asm	N	64	2K	N	8	64	1	2003	2009			very small, 2 pipe stage is faster with no	"logic emulation machine"	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoeberl	189	4					1.160		0.67	1.0	567.2		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like		
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoeberl	188	4					1.129		0.67	1.0	459.7		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like		
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-2	James Bra	missing	243	4				1.137	###	11.1	0.67	1.0	378.7		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James Bra	missing	238	4				1.149	###	13.1	0.67	1.0	420.7		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
leros	Leros	stable	Martin Schoeberl	accum	16	16	aria-2	James Bra	missing	164	4				1.266	###	13.1	0.67	1.0	1086.2		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James Bra	missing	247	4				1.105	###	14.7	0.67	1.0	285.7		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James Bra	missing	174	6				1.155	###	14.7	0.67	1.0	595.9		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James Bra	missing	169	6				1.274	###	14.7	0.67	1.0	1084.7		vhdl	5	leros	yes	yes	N	Y	256	64K	2	2	2008	2012			Leros: A Tiny Microcont	short LUT inst ROM	256 word data RAM, PIC like	
lwrisc	ClariRISC	stable	Li Wu	accum	8	12	aria-2	James Brakefield	88	4					1.230	###	13.1	0.17	1.0	443.6		verilog	9	risc	core	asm	N	Y	256	2K	Y	16		2008	2009			simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/c	
mcpu	MCPU A minimal	stable	Tin Boscke	accum	8	8	spartan-3-5	James Brakefield	41	6					3.84	###	14.7	0.08	1.0	749.0		vhdl	1	tb02cpu	yes	asm	N	64	64	Y	4		2007	2014			fits into 32 macrocell CPLD	reduced MIPS/clk due to only 4 inst		
micro16b	micro16b	stable	John Kent	accum	16	16	kintex-7	James Brakefield	205	6					4.34	###	14.7	0.33	2.0	349.0		vhdl	1	u16bcpu	yes	asm	N	64K	4K	Y	8		2002	2008			members.optushome.c	very limited inst set	MIPS/clk adj @ 2 clks/inst	
micro8a	micro8a	stable	John Kent	accum	8	8	kintex-7	James Brakefield	531	6					2.04	###	14.7	0.33	3.0	42.3		vhdl	11	Micro8	yes	asm	N	2K	2K	Y	4		2002	2002			members.optushome.c	derived from Tin Boscke's mcpu, not perfected		
popcorn	popcorn	stable	Jeung Joon Lee	accum	8	8x	spartan-6	James Brakefield	268	6					1.71	###	14.7	0.33	1.0	210.9		verilog	4	pc	yes	N	64K	64K	Y	43		2000						small 8 bit up		
popcorn	popcorn	stable	Jeung Joon Lee	accum	8	8x	kintex-7-3	James Brakefield	267	6					3.47	###	14.7	0.33	1.0	428.4		verilog	4	pc	yes	N	64K	64K	Y	43		2000						small 8 bit up		
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	spartan-6-3	James Brakefield	198	6					6.0	###	14.7	0.33	1.0	99.5		vhdl	1	TISC	yes	N	256	1K	Y	2		2009	2009					minimal accumulator machine		
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	kintex-7-3	James Brakefield	195	6					8.7	###	14.7	0.33	1.0	147.1		vhdl	1	TISC	yes	N	256	1K	Y	2		2009	2009					minimal accumulator machine		
usimplex	MicroSimplex	stable	Pablo Salvedo et al	accum	12	12	stratix-2	Pablo Salvedo	48	4					1.34	9.1	0.17	1.0	475.9		vhdl	3	usimplex_cpu	yes	asm	N	512	512	Y	8		2011				http://www.gti-det.uwgi	part of university course, simplexH4 has	[MIPS/MHz reduced due to few inst		
c16	16 Bit Microcon	stable	Jasauermann	C	16	8x	spartan-3-5	James Brakefield	1850	4					1.67	###	14.7	0.33	1.0	10.1		vhdl	22	Board	cm	Casm	N	64K	64K	Y	5		2003	2012					8080 derivative, optional UART, 8-bit memory port	
tiny8	tiny8	mature	Ulrich Riehl	CISC	8	8x														ahd & schematic		yes	asm	N	64K	64K	Y			2002	2009					registers in RAM like TMS9900, uses Altera AHDL, megafunctions & schematic entry				
xproz	xproz	stable	Herbert Kleebauer	DSP	16	16x														schematic		yes	asm	N	64K	64K	Y			1995						documentation in German				
oc54x	OpenCores54x	beta	Richard Hervelle	DSP	16	16	kintex-7-3	James Brakefield	6	1					1.80	###	14.7	0.67	1.0	54.1		verilog	10	oc54_cp	yes	yes	Y	64K	64K	Y			2002	2009					40-bit accumulator, barrel shifter	
ensilca	ensilca	proprieta	ensilca	es1600	32	32	stratix-4	ensilca	2225	4					1.60		0.67	1.0	97.5		vhdl	32	core	yes	yes	N	64K	64K	Y			16				www.ensilca.com	verilog source included with license	10 addressing modes		
ensilca	ensilca	proprieta	ensilca	es13200	32	32	stratix-4	ensilca	2800	4					2.00		1.00	1.0	111.1		not avail		yes	yes	N	4G	4G	Y			16	5			www.ensilca.com	verilog source included with license	10 addressing modes			
b16	beta	stable	Bernd Paysan	forth	16	5	spartan-6-3	James Brakefield	554	6					1.34	###	14.7	0.67	1.0	161.7		verilog	1	b16	yes	yes	N						2002	2011			bernd-paysan.de/b16/h	two versions: one/15 source files, derived from c18		
dfp	dfp	stable	Ron Chapman	forth	8	Y	spartan-6-3	James Brakefield	334	6					1.12	###	14.7	0.33	1.0	110.7		vhdl	25	DataFlow	yes	N						2003	2009					8-bitter, generates a custom VHDL stack machine, compiler is in Forth		
dfp	dfp	stable	Ron Chapman	forth	8	Y	kintex-7-3	James Brakefield	297	6					1.92	###	14.7	0.33	1.0	213.2		vhdl	25	DataFlow	yes	N						2003	2009					8-bitter, generates a custom VHDL stack machine, compiler is in Forth		
erisc	erisc	proprieta	enter-electronics.com	forth	9	8	cyclone-4-6	enter-electronics	110	4					6.0		0.42	1.0	229.1		not avail									3-4		2007				25 MIPS: ERIC5x, ERISC5				
J1	J1	stable	James Bowman	forth	16	16	spartan-6	James Brakefield	333	6					1.17	###	14.7	0.80	1.0	280.2		vhdl	1	J1	yes	forth	N	64K	64K	16			2006	2010			excamera.com/sphinx/	uCode inst, dual port block RAM	32 deep data & return stacks	
J1	J1	stable	James Bowman	forth	16	16	kintex-7-3	James Brakefield	387	6					4.133	###	14.7	0.80	1.0	274.6		verilog	1	J1	yes	forth	N	64K	64K	16			2006							

risc5		beta	Niklaus Wirth	RISC	32	32	kintex-7.3	James Brakefield	2441	6	4	1	92	##	14.7	1.00	1.0	37.8	verilog	8	RISCS	yes	yes	Y	4G	4G		16	2013		minimalist Wirth, part of Project Oberon	32x32 multiplier			
rise	RISE Microproc	beta	Jlechner et al	RISC	16	16	kintex-7.3	James Bra	missing	black	6	1			14.7	0.67	1.0		vhdl	26	rise	yes	asm	N	64K	64K		16	5	2006	2010	en.wikiversity.org/wiki/	ARM style register usage		
sayeh	SAVEH educatio	stable	Alireza Haghdooost, Ar	RISC	16	16	kintex-7.3	James Brakefield	479	6	1		164	##	14.7	0.67	1.0	229.7	verilog	13	Sayeh	yes	N	64K	64K		32	2008	2009	haghdooost.persiangig.c	simple RISC				
scarts	Scarts Processo	beta	Jlechner, Martin Walt	RISC	16	16	kintex-7.3	James Bra	missing	signal	6				14.7	0.67	1.0		vhdl	18	scarts	yes	N	64K	64K	122	16	4	2011	2012		GCC compiler			
scp	SXP (Simple eXt	beta	Sam Gladstone et al	RISC	32	32					6								verilog		scp	yes	N	4G	4G		32	2001	2009		basic RISC	too many los			
tiny64	Tiny64	stable	Uwe Riedel	RISC	64	64	kintex-7.3	James Bra	bit length	mis	6				14.7	1.00	1.0		vhdl	7	TinyX	yes	asm	N	64K	64K		16	8	2004	2009		word size configurable from 32 to 64		
xl16		stable	Jan Gray	RISC	16	16	kintex-7.3	James Brakefield	371	6			7	##	14.7	0.67	1.0	13.0	verilog	12	xscoc	yes	N	64K	64K		16	16	1999	2001		handcrafted FPGA layout & instruction s	source code written for simulation		
cole_c16		beta	Cole Design & Develop	RISC	16	16	spartan-6.3	James Brakefield	554	6			298	##	14.7	0.67	7.0	51.4	vhdl	1	core	yes	asm	N	64K	64K	N	20	8	2002	2012		(7) cks per inst, complete SOC	for teaching	
diogenes	diogenes	beta	Fekkhifer	RISC	16	16	kintex-7.3	James Brakefield	507	6			1	297	##	14.7	0.67	1.0	246.3	vhdl	11	cpu	yes	yes	N	1K					2008	2009		"student RISC system"	
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	cyclone-4.6	James Brakefield	8153	4			79	##	13.1	1.00	1.5	10.2	verilog	23	eco32	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div		
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	spartan-3.5	James Brakefield	4564	4			10	51	##	14.7	1.00	1.5	7.4	verilog	23	eco32	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	downloaded ISE project run, has *.ucf
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	cyclone-4.6	James Brakefield	5153	4			79	##	13.1	1.00	1.5	10.2	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div		
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	arria-2	James Brakefield	2711	A			116	##	13.1	1.00	1.5	28.6	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div		
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	spartan-3.5	James Brakefield	3034	4			2	55	##	14.7	1.00	1.5	12.0	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	spartan-6.3	James Brakefield	2271	6			1	92	##	14.7	1.00	1.5	27.0	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	arrix-7.3	James Brakefield	2107	6			1	121	##	14.7	1.00	1.5	38.4	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Helwing Geisse	RISC	32	32	kintex-7.3	James Brakefield	2210	6			1	160	##	14.7	1.00	1.5	48.1	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	
eight_bit_uc		stable	Synplify	RISC	8	12	kintex-7.3	James Bra	signal/variable						14.7	0.67	1.0		vhdl	10	eight_bit_uc	yes			2K	Y		61	32				part of Amplify documentation		
erp	Educational RIS	stable	Shahzadjik	RISC	8	16	spartan-3.5	James Brakefield	366	4	1	1	70	##	14.7	0.33	1.0	63.5	verilog	1	ERPveril	yes						15	6	2004	2009		two report PDFs & one Verilog file		
erp	Educational RIS	stable	Shahzadjik	RISC	8	16	kintex-7.3	James Bra	4 primitives		6		##	##	14.7	0.33	1.0		verilog	1	ERPveril	yes						15	6	2004	2009		two report PDFs & one Verilog file		
hicovec	HicoVec a confil	beta	Harald Manske, Gund	RISC	32	32	kintex-7.3	James Bra	compiler error		6				14.7	1.00	1.0		vhdl	28	cpu	yes	asm	N		Y				2008	2010		hybrid scalar & vector processor		
hpc-16	HPC-16	beta	Umar Siddiqui	RISC	16	16	kintex-7.3	James Brakefield	875	6			136	##	14.7	0.67	1.0	104.2	vhdl	20	cpu	yes	asm	N	64K	64K		16		2005	2009				
idea	proprietary	stable	Liu Cheah et al	RISC	16	32	virtex-6	Liu Cheah	190	6	1	1	534	##	14.7	0.67	1.0	1883.1	not avail								20	32	9	2011	A	Lean FPGA Soft Proce	uses DSP slice in barrel mode for ALU	by Xilinx, no source	
jam		stable	Johan Thein et al	RISC	32	32	kintex-7.3	James Brakefield	1369	6			143	##	14.7	1.00	1.0	104.2	vhdl	17	cpu	yes	N	Y	128K	128K		32	5	2002			serial multiply & divide		
jp16		stable	Joksan Alvarado	RISC	16	26	kintex-7.3	James Bra	missing	define	6				14.7	0.67	1.0		vhdl	9	JP16	yes	asm	N	64K	64K		16		2012			32 deep call stack, 8 addressing modes		
mark		stable	Sandeeo Dyta	RISC	32	32	arrix-7.3	James Bra	needs	editing	6				14.7	0.33	1.0		vhdl	45	mark192	yes	yes	N	4K	4K		16		2002	2006	www.niktech.com/	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice	
marca	McAdam's RISC	stable	Wolfgang Puffitsch	RISC	16	16	arria-2	James Brakefield	1763	A			22	157	##	13.1	0.67	6.0	10.0	vhdl	40	marca	yes	N	8K	16K	75	16	4	2007	2009		serial multiply & divide	clk/inst is approx	
myrisc1	myRISC1	stable	Muza Byte	RISC	8	8	cyclone-2	Muza Byt	Alter	185	4	1	57	##	13.1	1.00	1.0	101.8	verilog	myRISC3	yes	N	Y	256	256	Y	16	4	2011	2011		Verilog source included in PDF file	LPM macros		
qrisc32	qrisc32 wishbon	alpha	Viacheslav	RISC	32	32	arria-2	James Brakefield	3075	A	4		144	##	13.1	1.00	1.0	46.9	system	8	qrisc32	yes	yes	N	4G	4G	Y	32	4	2010	2011		for PhD thesis		
raptor64	Raptor64	planning	Robert Finch	RISC	64	32	kintex-7.3	James Bra	missing	port	A	6			14.7	1.50	1.0		verilog	48	Raptor64	yes	yes	Y	2<c64<c64<c64	Y		32	2	2012	2013		8-16-32-64 bit data, cache, MMU, hyper-threaded version also		
risc0		beta	Niklaus Wirth	RISC	32	32	kintex-7.3	James Brakefield	1186	6	4	6	110	##	14.7	0.67	1.0	61.9	verilog	8	RISCO	yes	yes	N	4G	4G				2011			minimalist Wirth, education tool		
tinycpu	TinyCPU	alpha	Jordan Earls	RISC	8	16	kintex-7.3	James Bra	len	1182	6		200	##	14.7	0.33	2.0	28.0	vhdl	10	top	yes	asm	N	64K	64K		16		2012	2012				
yaesp		alpha	Yann Guidon	RISC	16	32	kintex-7.3	James Bra	syntax errors		6				14.7	1.00	1.0		vhdl	microYA	yes	asm	N	2K			16		2008	2014	www.yaesp.org	Java generated VHDL, revisions ongoing	funky web site		
lemberg		stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4.6	James Bra	filter	failed	4				13.1	1.00	1.0		vhdl	32	core	yes	yes	Y	4G	2M	Y	32	4	2011		www2.imm.dtu.dk/~w	upto 4 inst/clock		
bobcat		beta	Stan Drey	16	24	kintex-7.3	James Brakefield	1622	6	1	107	##	##	14.7	0.67	1.0	44.0	vhdl						64K	64K				1998			appears to be a DSP			
vtach	VTACH Bell Labs	mature	Al Williams	13	12	kintex-7.3	James Brakefield	557	4	1	71	##	##	14.7	0.50	1.0	64.1	verilog	16	vtach		N	256	256	Y			2913	2013		ISE project only, BCD arithmetic				
vtach	VTACH Bell Labs	mature	Al Williams	13	12	kintex-7.3	James Bra	xilinx	core	prof	6				14.7	0.50	1.0		verilog	16	vtach		N	256	256	Y			2913	2013		ISE project only, BCD arithmetic			

71 # usable(beta, stable or mature): "A"(clones) & "W"(original) # reg bits
33 "B" or "X" of limited interest

adr locations
Web page DMIPS per clock cycle per cc en.wikipeia.org/wiki/instructions_per_second

MIPS/MHz Pro-rating for data size:

1-bit	0.04	
8-bit	0.33	Silicon Area equivalents
16-bit	0.67	LUTs/DSP48 16:1
32-bit	1.00	LUTs/Block RAM 32:1

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	currently unused and hidden
up_cores_test_folder	If opcores design is their folder name, otherwise my folder name
opcores_name	
status	ASIC, planning, alpha, beta, stable, mature, proprietary
author	First Name, Last Name
style / clone	part number or "forth", RISC, accumulator, etc
data size	data memory word size
inst size	instruction size
FPGA	FPGA family for compile, place, route & timing
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALM	4-LUT, 6-LUT, Altera ALM, Actel Tile
LUT?	total number of LUTs or ALMs used including route-thrus & otherwise unavailable
mults	total number of multipliers/DSPs used
bik RAM	total number of block RAMs used, does not include small and extra large Altera block RAMs, Xilinx half block RAM rounded up
Fmax	maximum primary clock speed from compile, place, route & timing run
date	date of compile, place & route; serves to identify source version
tool ver	Altera, Xilinx, Lattice Semiconductor or Microsemi tool version number
MIPS /clk	pro-rated DMIPS per clock, reduced for data word sizes under 32 bits, greater than one for multiple issue processors
clks / inst	number of clocks per instruction, typically 1.0 for modern pipelined processors
KIPS / LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
src code	VHDL or Verilog or other
# src files	number of source files for compile, place, route & timing
top file	top file for compile, place, route & timing run
doc	is documentation provided
tool chain	is there a compiler or assembler provided or available
flt pt	does the compile, place, route & timing run include floating point
Ha vd	separate instruction and data memory(s), there can be more than one data memory, M for MMU & caches
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, somewhat subjective
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions
reference	web address or generic information (for clones)
note worthy	anything special about the design