

Opencore and other soft core processors

_uP_cores_t est folder	opencore name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT MULT	blk ram	F max	clk rate	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	ftg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	reference	note worthy	comments									
1664	1664 microproc	sim?	Denis Godinho																C												26		2010	2010		C based simulation only									
8051	8051	alpha	Simon Teran, Jakas	8051	8	8	spartan-3a	James	simulation on	4				##	14.7	0.80	1.0		verilog	32	oc8051_t	yes	yes	N			64K	64K	Y					2001	2009	8051 data sheets	not fully tested								
6502_verilog	6502_verilog_de	sim?	Hyungok Tak	6502	8	8x													verilog															2010	2010	6502 data sheets	no files, simulated								
6502vhdl	6502vhdl	planning	Huyvo	6502	8	8x													C															2003	2009	6502 data sheets	to have a C program generate VHDL								
A 1	6809_6309	6809_6309_com	beta	Alejandro Paz Schmidt	6809	8	8x	spartan-6-3	James Brakel	2061	6		109	##	14.7	0.33	3.0	5.8	verilog	5	MC6809_cpu	yes	yes	N	N	64K	64K	Y								2012	2013	6809 data sheets	includes 6309 op-codes, xilinx & lattice projects						
A 1	6809_6309	6809_6309_com	beta	Alejandro Paz Schmidt	6809	8	8x	kintex-7-3	James Brakel	2207	6		212	##	14.7	0.33	3.0	10.6	verilog	5	MC6809_cpu	yes	yes	N	N	64K	64K	Y								2012	2013	6809 data sheets	includes 6309 op-codes, xilinx & lattice projects						
B 1	68hc05	68hc05	stable	Ulrich Riedel	6805	8	8x	kintex-7-3	James Brakel	1225	6		300	##	14.7	0.33	4.0	20.2	vhdl	1	6805		yes	N	N	64K	64K	Y								2007	2009	6805 data sheets							
B 1	68hc08	68hc08	stable	Ulrich Riedel	6808	8	8x	kintex-7-3	James Brakel	2290	6		101	##	14.7	0.33	4.0	3.6	vhdl	1	x68ur08		yes	N	N	64K	64K	Y								2007	2009	6808 data sheets							
X	8bit_chapman		beta	Rob Chapman, Steven	forth	8	8	kintex-7-3	James	syntax errors	6									vhdl	10	top	yes	N		256	256									1998			course work						
A 1	ae18	ae18	beta	Shawn Tan	PIC18	16	24	aria-2	James Brakel	1084	A	1	207	##	13.1	0.67	1.0	128.2	verilog	1	ae18_core	yes	yes	N	Y	4K	1M										2003	2009	PIC18 data sheets	not 100% compatible	negative edge reset "clock"				
A	ae18	ae18	beta	Shawn Tan	PIC18	16	24	spartan-6-3	James Brakel	1176	6	1	81	##	14.7	0.67	1.0	46.2	verilog	1	ae18_core	yes	yes	N	Y	4K	1M										2003	2009	PIC18 data sheets	not 100% compatible	negative edge reset "clock"				
A	ae18	ae18	beta	Shawn Tan	PIC18	16	24	virtex-6-3	James Brakel	1133	6	1	117	##	14.7	0.67	1.0	69.1	verilog	1	ae18_core	yes	yes	N	Y	4K	1M										2003	2009	PIC18 data sheets	not 100% compatible	negative edge reset "clock"				
A	ae18	ae18	beta	Shawn Tan	PIC18	16	24	kintex-7-3	James Brakel	1131	6	1	68	##	14.7	0.67	1.0	40.5	verilog	1	ae18_core	yes	yes	N	Y	4K	1M										2003	2009	PIC18 data sheets	not 100% compatible	negative edge reset "clock"				
A	aeMB	aeMB	beta	Shawn Tan	uBlaze	32	32	kintex-7-3	James Brakel	1018	6	3	131	##	14.7	1.30	1.0	167.1	verilog	29	aeMB_co	yes	yes	N		4G	4G	Y										2004	2009	xilinx documentation	not 100% compatible				
	af65k		alpha	Andra Fachat	6502	16	8x	kintex-7-3	James	syntax errors	6									vhdl		yes	N	N												2011			extended 6502 with 16, 32 or 64 bit data						
A	ag_6502	ag_6502 soft co	beta	Oleg Odintsov	6502	8	8x	aria-2	James	expecting a d	A									verilog	2	ag_6502	yes	yes	N	N	64K	64K	Y									2012	2012	6502 data sheets	verilog code generation, "phase level accurate"				
A	ag_6502	ag_6502 soft co	beta	Oleg Odintsov	6502	8	8x	spartan-3e	Oleg Odintsov	978	4	0	0	50	##		0.33	4.0	4.2	verilog	2	ag_6502	yes	yes	N	N	64K	64K	Y										2012	2012	6502 data sheets	verilog code generation, "phase level accurate"			
A	ag_6502	ag_6502 soft co	beta	Oleg Odintsov	6502	8	8x	spartan-6-3	James Brakel	807	6	0	0	80	##		14.7	0.33	4.0	8.2	verilog	2	ag_6502	yes	yes	N	N	64K	64K	Y										2012	2012	6502 data sheets	verilog code generation, "phase level accurate"		
A 1	ag_6502	ag_6502 soft co	beta	Oleg Odintsov	6502	8	8x	kintex-7-3	James Brakel	824	6	0	0	176	##		14.7	0.33	4.0	17.7	verilog	2	ag_6502	yes	yes	N	N	64K	64K	Y										2012	2012	6502 data sheets	verilog code generation, "phase level accurate"		
B	agncorn	Apollo Guidance		Dave Roberts	?	16	16													vhdl	5	AGC	some	N		32M	32M											2010	2012		Apollo Guidance Computer via NOR gate emulation				
W 1	altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	aria-2	James Brakel	1809	A		161	##	13.1	1.00	1.0	88.8	system v	8	altor32		yes	N		4G	4G	Y											2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog		
W 1	altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	aria-2	James Brakel	2395	A	6	96	##	13.1	1.00	1.0	39.9	system v	19	altor32		yes	N		4G	4G	Y											2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog		
W 1	alwcpu	Alwcpu	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7-3	James Brakel	298	6		237	##	14.7	0.67	1.0	533.3	vhdl	7	top	some	N		64K	64K	Y											2009	2009		lightweight CPU				
A	amber	Amber ARM-cor	stable	Conor Santifort	ARM7	32	32	spartan-6-3	James Brakel	6901	6	4	40	##	14.7	0.75	1.0	4.3	verilog	25	a23_core	yes	yes	N		4G	4G	Y										2010	2013	ARM7 data sheets	no MMU, shared cache	2048 LUTs used as single port RAM			
A 1	amber	Amber ARM-cor	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakel	6409	6	2	82	##	14.7	0.75	1.0	9.6	verilog	25	a23_core	yes	yes	N		4G	4G	Y											2010	2013	ARM7 data sheets	no MMU, shared cache	2048 LUTs used as single port RAM		
A	amber	Amber ARM-cor	stable	Conor Santifort	ARM7	32	32	spartan-6-3	James Brakel	12834	6	8	40	##	14.7	1.05	1.0	3.3	verilog	25	a25_core	yes	yes	N	Y	4G	4G	Y											2010	2013	ARM7 data sheets	no MMU, data & inst caches	4096 LUTs used as single port RAM		
A 1	amber	Amber ARM-cor	stable	Conor Santifort	ARM7	32	32	kintex-7-3	James Brakel	12450	6	4	98	##	14.7	1.05	1.0	8.2	verilog	25	a25_core	yes	yes	N	Y	4G	4G	Y											2010	2013	ARM7 data sheets	no MMU, data & inst caches	4096 LUTs used as single port RAM		
A	ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	Aleksander C	91256	4	22	106	39	##	13.1	1.00	1.0	0.4	verilog	85	soc	yes	yes	N		4G	4G	Y											2014	2014	x86 data sheets	complete 486, SoC configuration	running on Terasic DE2-115 board	
A 1	ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	Aleksander C	35872	4	4	34	44	##	13.1	1.00	1.0	1.2	verilog	85	ao486	yes	yes	N		4G	4G	Y												2014	2014	x86 data sheets	complete 486, SoC configuration	non-SoC, no MMU
A 1	ao68000	ao68000	beta	Aleksander Osman	68000	16	16x	aria-2	James Brakel	3479	A	6	169	##	13.1	0.67	3.0	10.8	verilog	1	ao68000	some	yes	N		4G	4G	Y												2010	2011	68000 data sheets	uses microcode, instruction prefetch buffer		
B	aoocs	aoOCS - Wishbo	beta	Aleksander Osman	68000	16	16x	cyclone-3	James	pin constraint	4									verilog	22	aoOCS	some	yes	N		4G	4G	Y											2010	2011	68000 data sheets	uses ao68000 core, Amiga chip set emulation (blitter, copper), Minimag alternative		
A 1	aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	kintex-7-3	James Brakel	3958	6	2	86	##	14.7	1.00	1.0	21.6	verilog	21	top	yes	yes	N		4G	4G	Y												2003	2009	SuperH data sheets			
	ARC	proprieta		Synopsys		32	16													not avail						4G	4G																		
A	ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	zynq	xilinx		4500	6		1000				2.50	1.0	555.6	asic		yes	yes	Y		4G	4G	Y	80	16	10								2012		xilinx plan ahead: an	uses pro-rated LC area	dual issue, includes ftg-pt & MMU & caches		
A 1	ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	aria-7	altera		4500	A		1050				2.50	1.0	583.3	asic		yes	yes	Y		4G	4G	Y	80	16	10									2012		altera data sheets	uses pro-rated LC area	dual issue, includes ftg-pt & MMU & caches	
A	ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	cyclone V	altera		4500	A		925				2.50	1.0	513.9	asic		yes	yes	Y		4G	4G	Y	80	16	10									2012		altera data sheets	uses pro-rated LC area	dual issue, includes ftg-pt & MMU & caches	
A	aspida	ASPIDA DLX core																																											

	uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT LUT	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flgt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	reference	note worthy	comments
W	lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3-5	James Brakef	55	4		1	136	##	14.5	0.04	1.0	98.7	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		very small, 2 pipe stage is faster with	"logic emulation machine"	
W	lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-6-3	James Brakef	42	6		1	217	##	14.5	0.04	1.0	207.0	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		very small, 2 pipe stage is faster with	"logic emulation machine"	
W	lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Brakef	40	6		1	358	##	14.5	0.04	1.0	357.5	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		very small, 2 pipe stage is faster with	"logic emulation machine"	
X	lemborg		stable	Wolfgang Puffitsch	VLWI	32	32	cyclone-4-6	James fitter	failed	4					13.1	1.00	1.0		vhdl	32	core	yes	yes	Y	4G	2M	Y	32	4	2011		www2.imm.dtu.dk/~v	upto 4 inst/clock				
A	leon		stable	Jiri Gaisler, Jan Anders	SPARC	32	32													vhdl	100s	leon3x	yes	yes	Y	4G	4G		64		2003	2013	SPARC data sheets	customized for ~20 FPGA boards, configurable				
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoe	189	4		1	160			0.67	1.0	567.2	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoe	188	4		1	129			0.67	1.0	459.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoe	112	6		1	182			0.67	1.0	1088.8	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-2	James missin	243	4		1	137	##	11.1	0.67	1.0	378.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James missin	238	4		1	149	##	13.1	0.67	1.0	420.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	aria-2	James missin	164	A		1	266	##	13.1	0.67	1.0	1086.2	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James missin	247	A		1	105	##	14.7	0.67	1.0	285.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James missin	174	6		1	155	##	14.7	0.67	1.0	595.9	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
W	leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James missin	169	6		1	274	##	14.7	0.67	1.0	1084.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012	Leros: A Tiny Microcc	short LUT inst ROM	256 word data RAM, PIC like		
A	leros32	Leros-32	simulation	Jon Pry	accum	32	16	kintex-7-3	James missin	memory components										vhdl	10	leros_nexys2		N		4G	4G					2013		https://github.com/jo	see Leros entry, simulation only	missing several dual port RAMs		
A	light52	Lightweight 805	beta	Jose Ruiz	8051	8	8x	cyclone-2-7	Jose Ruiz	1339	4	1	29	62			0.33	6.0	2.5	vhdl	8	light52_c	yes	yes	N	N	64K	64K	Y			2012	2013	8051 data sheets	targeted to area	0.0187 DMIPS/MHz, i8051 is 0.0094 DMIPS/MHz		
A	light52	Lightweight 805	beta	Jose Ruiz	8051	8	8x	spartan-3-4	Jose Ruiz	1424	4	1	10	35			0.33	6.0	1.4	vhdl	8	light52_c	yes	yes	N	N	64K	64K	Y			2012	2013	8051 data sheets	targeted to area	~ 6 clocks/inst		
A	light52	Lightweight 805	beta	Jose Ruiz	8051	8	8x	kintex-7-3	James Brakef	1027	6	1	1	148	##	14.7	0.33	6.0	7.9	vhdl	8	light52_c	yes	yes	N	N	64K	64K	Y			2012	2013	8051 data sheets	targeted to balanced	~ 6 clocks/inst		
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-2-5	Jose Ruiz	203	4	4	60	9.1	0.33	9.0	10.8		vhdl	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to speed, bare core	typically 9 clocks per inst, .04=.33/9			
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	cyclone-2-7	Jose Ruiz	413	4	4	80	9.0	0.33	9.0	7.1		vhdl	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to balanced, bare core	typically 9 clocks per inst, .04=.33/9			
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-3-5	Jose Ruiz	209	4	1	100	9.1	0.33	9.0	17.5		vhdl	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to speed, bare core	typically 9 clocks per inst, .04=.33/9			
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakef	154	6	1	247	14.7	0.33	9.0	58.9		verilog	5	i805oc	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to area, includes UART, inter	typically 9 clocks per inst, .04=.33/9			
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-6	James Brakef	148	6	3	172	##	14.7	0.33	9.0	42.7		verilog	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to area, bare core	typically 9 clocks per inst, .04=.33/9		
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakef	154	6	1	247	##	14.7	0.33	9.0	58.9		verilog	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to area, bare core	typically 9 clocks per inst, .04=.33/9		
A	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-6	James Brakef	150	6	3	142	##	14.7	0.33	9.0	34.6		vhdl	5	light8080	yes	yes	N	N	64K	64K	Y			2007	2012	8080 data sheets	targeted to area, bare core	typically 9 clocks per inst, .04=.33/9		
W	lpu	LocationPU	planning	Bkorsedal																															very early: minimal doc			
W	Lutiac		custom	David Galloway, David	2 reg	16	NA	stratix-4	David Gallow	140	A	4	198				0.67	1.0	947.6	vhdl & verilog							64	N	64	32	3	2010		Lutiac - Small Soft Pr	no inst RAM, instead microcode	no inst mem: small state machine, ~200 inst op		
W	Lutiac		custom	David Galloway, David	2 reg	16	NA	stratix-4	David Gallow	480	A	4	197				0.67	1.0	275.0	vhdl & verilog							128	N	64	32	3	2010		Lutiac - Small Soft Pr	no inst RAM, instead microcode	no inst mem: large state machine, ~200 inst op		
X	lwisc	ClairISC	stable	Li Wu	accum	8	12	aria-2	James Brakef	88	A	1	230	##	13.1	0.17	1.0	443.6	verilog	9	risc_core	yes	asm	N	Y	256	2K	Y	16			2008	2009		simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/clk		
A	m1_core	M1 Core	beta	Fabrizo Fazzino, Albert	MIPS?	32	32	kintex-7-3	James Brakef	3456	6		233	##	14.7	1.00	1.0	67.3	verilog	9	m1_core	yes	yes	N	Y	4G	4G	Y			32	2007	2012		GCC target?			
A	m16c5x	M16C5x	mature	Michael Morris	PIC16	8	14	spartan-3-4	Michael Mor	1265	4		81				0.33	1.0	21.1	verilog	3	m16c5x	yes	yes	N	Y	256	4K	Y			2013	2014	PIC16 data sheets	SOC LUT count	was P16C5X, name could be in flux		
B	m65		stable	Naohiko Shimizu	6502	8	8x	aria-2	James Brakef	483	A		110	##	13.1	0.33	4.0	18.8		sfi & TDF	8	m65cpu	yes	yes	N	N	4K	4K	Y			2001	2002	6502 data sheets				
A	m65c02	M65C02	mature	Michael Morris	6502	8	8x	spartan-3	Michael Mor	661	4	0	3	74			0.33	4.0	9.2	verilog	13	M65C02	yes	yes	N	N	64K	64K	Y			2013	2014	6502 data sheets				
X	manik		stable	Sandeep Dytta	RISC	32	32	kintex-7-3	James needs editing	6							14.7	0.33	1.0	vhdl	45	manik2to	yes	yes	N	N	4K	4K	Y		16	2002	2006	www.niktech.com/	optional data & inst caches	supports Xilinx, Altera, Actel, Lattice		
X	marca	McAdam's RISC	stable	Wolfgang Puffitsch	RISC	16	16	aria-2	James Brakef	1763	A	22	157	##	13.1	0.67	6.0	10.0		vhdl	40	marca	yes	yes	N	N	8K	16K		75	16	4	2007	2009		serial multiply & divide	clks/inst is approx	
X	mblite	MB-Lite	beta	Tamar Kranenburg	uBlaze	32	32	kintex-7-3	James library not cor	6							##	14.7	1.00	1.0	vhdl	10	core	yes	yes	N	4G	4G	Y	86	32	2009	2012	microBlaze data shee	not all instructions implemented			
B	mcb809e		beta	Flint Weller	6809	8	8x	kintex-7-3	James gate level rpr	6							14.7	0.33	3.0	vhdl	26	core_6809	yes	yes	N	N	64K	64K	Y			1999		6809 data sheets	course work, ASIC orientation			
A	mc8051		stable	Helmut Mayrhofer	8051	8	8x	kintex-7-3	James Brakef	3022	6	1		83	##	14.7	0.33	4.0	2.3	vhdl	49	mc8051c	yes	yes	N	N	256	64K	Y			1999	2013	www.oregonasystem	fast 8051, version available with floating-point by David Lundgren			
X	mcpu	MCPU A minima	stable	Tim Boscke	accum	8	8	spartan-6-3	James Brakef	41	6		384	##	14.7																							

	uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT LUT	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	fltg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	reference	note worthy	comments				
A	navre	Navre AVR clone	stable	Sebastien Bourdeaudou	AVR	8	16	spartan-6-3	James Brakel	1038	6				116	###	14.7	0.33	1.0	36.9	verilog	1	softusb_r	yes	yes	N		64K	64K	Y		32	2	2010	2013	AVR data sheets	AVR clone, part of www.milkymist.org					
A	1	navre	Navre AVR clone	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakel	990	6			207	###	14.7	0.33	1.0	69.0	verilog	1	softusb_r	yes	yes	N		64K	64K	Y		32	2	2010	2013	AVR data sheets	AVR clone, part of www.milkymist.org					
		ncore	nCore	alpha	Stefan Istvan	RISC	8	8												verilog	3	nCore	yes	yes	N					16	16		2006	2009								
		neptune-core	The Neptune Co	planning	Llama															no source													2003	2009			single schematic					
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	cyclone-2	James Brakel	2865	4			39	###	11.1	0.67	2.0	4.5	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS	did not infer multiplier				
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	cyclone-4	James Brakel	3252	4			48	###	13.1	0.67	2.0	4.9	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS	did not infer multiplier				
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	cyclone-5	James Brakel	1355	A	1		44	###	13.1	0.67	2.0	10.9	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS	did not infer multiplier				
A	1	next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	aria-2	James Brakel	1966	A	2		77	###	13.1	0.67	2.0	13.1	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS					
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	spartan-3-5	James Brakel	2763	A	2		34	###	14.7	0.67	2.0	4.2	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS					
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	spartan-6-3	James Brakel	2716	6	1		44	###	14.7	0.67	2.0	5.4	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS					
A		next186	Next 80186 proc	stable	Nicolas Dumitrache	8086	16	8x	kintex-7-3	James Brakel	2500	6	1		94	###	14.7	0.67	2.0	12.6	verilog	4	Next186	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets	boots DOS					
A		next186_soc	Next186 SoC PC	stable	Nicolas Dumitrache	8086	16	8x	spartan-3a	James Brakel	2500	4			###	###	14.7	0.67	2.0		verilog	14	ddr_186	yes	yes	N	N	1M	1M	Y				2013	2014	x86 data sheets	SoC version of next186	boots DOS				
A	1	nextz80	NextZ80	stable	Nicolas Dumitrache	Z80	8	8x	kintex-7-3	James Brakel	1064	6			106	###	14.7	0.33	3.0	10.9	verilog	3	NextZ80C	yes	yes	N	N	64K	64K	Y				2011	2014	x80 data sheets						
W		nige_machine		stable	Andrew Read	forth	32	8	kintex-7-3	James Brakel	5033	6	8	33	123	###	14.7	1.00	1.0	24.5	vhdl	29	Board	yes	yes	N	N	16M	16M		512	512			2014				standalone Forth system			
		nige_machine		stable	Andrew Read	forth	32	8	kintex-7-3	James Brakel	3381	6	8	1	###	###	14.7	1.00	1.0		vhdl	29	CPU	yes	yes	N	N	16M	16M		512	512			2014				standalone Forth system			
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera	2065	A			160			1.13	1.0	87.2	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II/f: fastest version		
A		nios2		proprietary	Altera	Nios II	32	32	aria-2	Altera	1355	A			170			1.13	1.0	141.1	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II/f: fastest version		
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera	1050	A			160			1.13	1.0	171.4	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II/f: fastest version		
A		nios2		proprietary	Altera	Nios II	32	32	aria-5	Altera	1355	A			280			1.13	1.0	232.5	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II/f: fastest version		
A	1	nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera	895	A			310			1.13	1.0	389.7	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II/f: fastest version		
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera	1915	A			130			0.64	1.0	43.2	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A		nios2		proprietary	Altera	Nios II	32	32	aria-2	Altera	1045	A			170			0.64	1.0	103.4	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera	785	A			140			0.64	1.0	113.4	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A		nios2		proprietary	Altera	Nios II	32	32	aria-5	Altera	1045	A			250			0.64	1.0	152.1	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A		nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera	650	A			300			0.64	1.0	293.4	not avail			yes	yes	opt	4G	4G	Y		32			2004				NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera	1080	A			170			0.15	1.0	23.6	not avail			yes	yes	N	N	4G	4G	Y		32			2004				NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version	
A		nios2		proprietary	Altera	Nios II	32	32	aria-2	Altera	730	A			300			0.15	1.0	61.6	not avail			yes	yes	N	N	4G	4G	Y		32			2004				NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version	
A		nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera	420	A			200			0.15	1.0	71.4	not avail			yes	yes	N	N	4G	4G	Y		32			2004				NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version	
A		nios2		proprietary	Altera	Nios II	32	32	aria-5	Altera	730	A			320			0.15	1.0	65.8	not avail			yes	yes	N	N	4G	4G	Y		32			2004				NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version	
A		nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera	445	A			340			0.15	1.0	114.6	not avail			yes	yes	N	N	4G	4G	Y		32			2004				NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version	
X	1	oc54x	OpenCores54x	beta	Richard Herveille	DSP	16	16	kintex-7-3	James Brakel	2225	6	1		180	###	14.7	0.67	1.0	54.1	verilog	10	oc54_cpu	yes	yes	Y	Y	64K	64K					2002	2009					40-bit accumulator, barrel shifter		
W	1	octavo		beta	Charles LaForest	reg	16	16	stratix-4	Charles LaForest	500	A	1		550			0.67	1.0	737.0	verilog	18	Octavo	yes	asm	N					14	16	10			2012				Octavo: an FPGA-Cent	8 core barrel, adjustable data width ~~= performance across word sizes, no call/rtn i	
B		oks8	oks8	alpha	Kongzilee	ARM7	32	32													verilog	8	oks8	yes	yes	N		64K	64K	Y					2006	2009				clone of KS86C4204/C4208/P4208, SAM87RI instruction set		
		oops	OoOps Out-of-O	planning	Joshua Smith	MIPS	32	32													verilog	13		yes	yes	N		4G	4G	Y					2012	2012				incomplete source code		
W	1	open8_urisc	Open8 uRISC	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakel	691	6	1		263	###	14.7	0.33	1.0	125.6	vhdl	9	Open8	yes	yes	N		64K	64K	Y		8			2006	2013					accum & 8 regs, clone of Vautomation uRISC processor, in use	
		opencpu32	OpenCPU32	planning	Leonardo Araujo dos Dantos		32	32													vhdl	22	pkgOpenCPU32													2012	2012				built to test division algorithms	
		openfire_core	OpenFire Proce	alpha	Alex Marschner, Steph	uBlaze	32	32	kintex-7-3	James Brakel	empty project	6						14.7	0.33	1.0				yes	yes	N	N	4G	4G	Y		32			2007	2009				uBlaze data sheets	"FPGA Proven"	
A		openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	spartan-3-5	James Brakel	1352	4	3	6	39	###	14.7	1.00	1.0	28.8	verilog	27	openfire	yes	yes	N	N	4G	4G	Y		32			2007	2012				uBlaze data sheets	"FPGA Proven"	derived from Stephen Craven's OpenFire
A	1	openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Brakel	1201																															

	uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT LUT	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	fltg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	reference	note worthy	comments	
X	1	qrisc32	qrisc32 wishbon	alpha	Viacheslav	RISC	32	32	arria-2	James Brakel	3075	A	4		144	###	13.1	1.00	1.0	46.9	system v	8	qrisc32	yes	yes	N		4G	4G	Y			32	4	2010	2011		for PhD thesis	
		r2000	r2000 Soc	alpha	Abdallah Elbrahimi	RISC	32	32													verilog			yes	yes	N										empty tar file			
X		raptor64	Raptor64	planning	Robert Finch	RISC	64	32	kintex-7-3	James Brakel	missing port r	6					14.7	1.50	1.0		verilog	48	Raptor64	yes	yes	Y	2<<642<<64	Y			32			2012	2013		8-16-32-64 bit data, cache, MMU, hyper-threaded version also		
A		recore54		beta	ht-lab.com	PIC16	8	14	kintex-7-3	James Brakel	Cannot find <	6	1				14.7	0.33	1.0		vhdl	20	rcore54	yes	yes	N	Y	256	4K	Y				1999	2013	PIC16 data sheets	PIC16 clone	www.ht-lab.com	
X		risc_core_1	RISC_Core_1	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakel	349	6	1				14.7	0.67	1.0	1377.2	vhdl	13	CPU	yes	asm	N		1K	1K			8	4	2001	2009		Havard arch	dubious Fmax	
A		risc0		beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakel	1186	6	4	6	110	###	14.7	0.67	1.0	61.9	verilog	8	RISCO	yes	yes	N	Y	4G	4G						2011			minimalist Wirth, education tool	
X	1	risc16f84	risc16f84	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakel	331	6	4		333	###	14.7	0.33	1.0	332.3	verilog	1	risc16f84	yes	yes	N	Y	256	4K	Y				2002	2013	PIC16 data sheets	derived from CQPIC by Sumio Morioka		
		risc5		beta	Niklaus Wirth	RISC	32	32	cyclone-2	James Brakel	system verilog	4					11.1	1.00	1.0		verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier	
W		risc5		beta	Niklaus Wirth	RISC	32	32	cyclone-4	James Brakel	3503	4	1	54	###	13.1	1.00	1.0	15.4	verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier ?		
W		risc5		beta	Niklaus Wirth	RISC	32	32	arria-2	James Brakel	2362	A	3	73	###	13.1	1.00	1.0	31.0	verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier		
W		risc5		beta	Niklaus Wirth	RISC	32	32	spartan-3-5	James Brakel	3005	4	4	1	34	###	14.7	1.00	1.0	11.4	verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier	
W		risc5		beta	Niklaus Wirth	RISC	32	32	spartan-6-3	James Brakel	2283	6	4	1	55	###	14.7	1.00	1.0	24.3	verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier	
W	1	risc5		beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakel	2441	6	4	1	92	###	14.7	1.00	1.0	37.8	verilog	8	RISC5	yes	yes	Y	4G	4G			16			2013			minimalist Wirth, part of Project Oberon	32x32 multiplier	
A		risc5x	RISC5x	stable	Mike	PIC16	8	14	kintex-7-3	James RLOC constrai		6					14.7	0.33	1.0		vhdl	15	cpu	yes	yes	N	Y	256	4K	Y				2002	2011	PIC16 data sheets	makes extensive use of xilinx primitives		
A		riscmcu	RISC Microcontr	stable	Yapzihe	AVR	8	16	arria-2	James LPM paramet		6					14.7	0.33	1.0		vhdl	15	v_riscmcu	yes	yes	N		128	512	Y	92	16		2002	2009	AVR data sheets			
W		risc	RISC Microproce	beta	Jlechner etal	RISC	16	16	kintex-7-3	James missing black		6	1				14.7	0.67	1.0		vhdl	26	risc	yes	asm	N		64K	64K			16	5	2006	2010	en.wikiversity.org/w	ARM style register usage		
		rtf65002	RTF65002	planning	Robert Finch	accum	32	8x													verilog	47	rtf65002	yes		N	4G	4G	Y		16		2013	2013		32-bit 6502 + 6502 emulation			
B	1	rtf68ksys	rtf68kSys	alpha	Robert Finch	68000	16	16x	spartan-3e	James need f	13639	4	12	17		###	14.7	0.67	4.0		verilog	49	rtf68kSys	yes	yes	N	N	4G	4G	Y		16		2011	2011	68000 data sheets	based on Tobias Gubener's TG68		
A	1	rtf8088	rtf8088	planning	Robert Finch	8086	8x	8x	kintex-7-3	James Brakel	4514	6	4		174	###	14.7	0.67	1.0	25.8	verilog	57	rtf8088	yes	yes	N	N	1M	1M	Y				2012	2013	x86 data sheets			
		s1_core	S1 Core	stable	Fabrizio Fazzino etal	SPARC	64	32	arria-2	James syntax errors		A				###	13.1	1.00	1.0		verilog	136	s1_top	yes	yes	N	N	4G	4G	Y		32		2007	2012	SPARC data sheets	reduced version of OpenSPARC T1		
W	1	s1_core	S1 Core	stable	Fabrizio Fazzino etal	SPARC	64	32	kintex-7-3	James Brakel	54434	6	8	57	50	###	14.7	1.00	1.0	0.9	verilog	136	s1_top	yes	yes	N	N	4G	4G	Y		32		2007	2012	SPARC data sheets	reduced version of OpenSPARC T1		
A		sayeh_proc	SAYEH education	stable	Alireza Haghdooost, Arr	RISC	16	16	kintex-7-3	James Brakel	479	6	1		164	###	14.7	0.67	1.0	229.7	verilog	13	Sayeh	yes		N	64K	64K			32		2008	2009	haghdooost.persiangig	simple RISC			
W		scarts	Scarts Processor	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James missing signal		6					14.7	0.67	1.0		vhdl	18	scarts	yes	yes	N		64K	64K		122	16	4	2011	2012		GCC compiler		
A	1	secretblaze		beta	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4			91	###	12.1	1.00	1.0	58.2	vhdl	26	sb_core	yes	yes			4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC/			
		sparcv8copro	Coprocessor-rea	planning	Nicholas Voorsanger	SPARC	32	32																															
W		ssbcc	Small Stack Base	stable	Rodney Sinclair	forth	8	9			syntax errors										verilog	3	core	yes	asm	N								2012	2014		Python program generates the Verilog		
A		storm_core	Storm Core (ARM	beta	Stephan Nolting	ARM7	32	32	cyclone-2-6	Stephan Nolt	11469	4	3	75	179		1.00	1.0	15.6	vhdl	16	STORM_1	yes	yes	N	M	4G	4G	Y		32	8	2011	2014		I & D caches			
A		storm_core	Storm Core (ARM	beta	Stephan Nolting	ARM7	32	32	cyclone-4-6	Stephan Nolt	11518	4	3	67	157		1.00	1.0	13.7	vhdl	16	STORM_1	yes	yes	N	M	4G	4G	Y		32	8	2011	2014		I & D caches			
A	1	storm_core	Storm Core (ARM	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakel	2312	6	3	179	###	14.7	1.00	1.0	77.4	vhdl	16	CORE	yes	yes	N	N	4G	4G	Y		32	8	2011	2014		I & D caches not compiled			
A		storm_core	Storm Core (ARM	beta	Stephan Nolting	ARM7	32	32	kintex-7-3	James Brakel	3514	6	3	4	157	###	14.7	1.00	1.0	44.8	vhdl	16	STORM_1	yes	yes	N	M	4G	4G	Y		32	8	2011	2014		I & D caches		
		sub86	Small x86 subse	alpha	Jose Risetto	8086	8x	8x													verilog	1	sub86	yes	yes	N	N	64K	64K	Y		7		2012	2013		no segment registers, limited op-codes		
W		sxp	SXP (Simple exte	beta	Sam Gladstone etal	RISC	32	32			too many los										verilog		sxp	yes	yes	N	4G	4G			32		2001	2009		basic RISC	too many los		
A	1	suska-III		beta	Wolfgang Forster	68000	16	16x	cyclone-4-6	James Brakel	9894	4		34	###	13.1	0.67	4.0	0.6	vhdl	11	wf68k00i	yes	yes	N	N	4G	4G	Y		16		2003	2013	68000 data sheets	for use as an Atari ST	http://www.experiment-s.de/en/		
A	1	suska-III		beta	Wolfgang Forster	68000	16	16x	arria-2	James Brakel	7388	A			55	###	13.1	0.67	4.0	1.3	vhdl	11	wf68k00i	yes	yes	N	N	4G	4G	Y		16		2003	2013	68000 data sheets	for use as an Atari ST	http://www.experiment-s.de/en/	
A	1	system05	SOC:system05	beta	John Kent	8051	8	8x	kintex-7-3	James Brakel	834	6			204	###	14.7	0.33	4.0	20.2	vhdl	10	System05	yes	yes	N	N	64K	64K	Y				2003	2009	6805 data sheets			
A		system09	SOC:system09	stable	John Kent	8051	8	8x	spartan-6-3	James Brakel	2127	6			64	###	14.7	0.33	3.0	3.3	vhdl	40	cpu09i	yes	yes	N	N	64K	64K	Y				2003	2012	6809 data sheets	from John Kent web page		
A	1	system09	SOC:system09	stable	John Kent	8051	8	8x	kintex-7-3	James Brakel	1945	6			154	###	14.7	0.33	3.0	8.7	vhdl	40	cpu09i	yes	yes	N	N	64K	64K	Y				2003	2012	6809 data sheets	from John Kent web page		
A	1	system11		alpha	John Kent, David Burn	68HC11	8	8x	kintex-7-3	James Brakel	1218	6			153	###	14.7	0.33	4.0	10.3	vhdl	17	cpu11	yes	yes	N	N	64K	64K	Y				2003	2009	6811 data sheets	known bugs & untested instructions		
A	1	system68	System68	stable	John Kent, David Burn	6801	8	8x	spartan-3-5	James Brakel	2235	4	4	46	###	14.7	0.33	4.0	1.7	vhdl	21	cpu68	yes	yes	N	N	64K	64K	Y										

	uP_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT? mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	fltg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pip e	start year	last revis	reference	note worthy	comments
X	1	usimplez	MicroSimplez	stable	Pablo Salvadeo etal	accum	12	12	stratix-2	Pablo Salvadeo	48	4		134		9.1	0.17	1.0	475.9	vhdl	3	usimplez_cpu		N	N		512	512		8			2011		http://www.gti-det.u	part of university course, simplez+i4	MIPS/MHz reduced due to few inst
A	1	v1_coldfire		stable	IPextreme	68000	16	16x	cyclone-3	freescale	5000	4		80		0.89	1.0	14.2					yes	N	N	4G	4G	Y		16		2008		68000 data sheets	free for Cyclone III		
X	1	vtach	VTACH Bell Labs	mature	Al Williams		13	12	spartan-3-4	James Brakef	557	4		71	##	14.7	0.50	1.0	64.1	verilog	16	vtach		N	N	256	256	Y				2013	2013		ISE project only, BCD arithmetic		
X	1	vtach	VTACH Bell Labs	mature	Al Williams		13	12	kintex-7-3	James Brakef	xilinx core prc	6				14.7	0.50	1.0		verilog	16	vtach		N	N	256	256	Y				2013	2013		ISE project only, BCD arithmetic		
A	1	w11	PDP-11/70 CPU	alpha	Walter Mueller	PDP11	8	16x	spartan-6	Walter Muell	3418	6		80		0.67	2.0	7.8	vhdl	26	pdp11	yes	yes	N	N	4M	4M	Y		8		2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project		
A	1	wb_z80	Wishbone High	stable	Brewster Porcella	Z80	8	8x	kintex-7-3	James Brakef	2025	6		144	##	14.7	0.33	3.0	7.8	verilog	4	z80_core	yes	yes	N	N	64K	64K	Y			2004	2012	z80 data sheets	derived from Guy Hutchison TV80		
A	1	wb4pb	Software Aided	stable	Stefan Fischer	picoBlaze	13	13												vhdl & v	10			Y							2010	2013	picoblaze data sheets	software addon for picoBlaze			
X		x32		stable	Sijmen Woutersen	forth	32	8	kintex-7-3	James	missing defin	6				14.7	1.00	1.0		vhdl	32	core	yes	yes	N		4G	4G	Y			2006	2007		MS thesis, byte code, needs caches		
X		xproz		stable	Herbert Kleebauer	CISC	16	16x												schematic			yes	asm	N		64K	64K				1995			documentation in German		
W		xr16		stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakef	371	6		7	##	14.7	0.67	1.0	13.0	verilog	12	xsoc	yes	N	N	64K	64K			16		1999	2001		handcrafted FPGA layout & instruction	source code written for simulation	
A		y80e	Y80e Z80/Z180 c	stable	Sergey Belyashov	Z80	8	8x	kintex-7-3	James	empty project	6				14.7	1.00	3.0		verilog	15	y80_top	yes	yes	N	N	64K	64K	Y			2013	2013	z80 data sheets	based on Y80 from "Microprocessor Design Using Verilog HDL" by Monte Dalryple		
A		yacc	YACC Yet Another	stable	Tak Sugawara	MIPS	32	32	kintex-7-3	James	xilinx IP probl	6				14.7	1.00	1.0		verilog	10	yacc2	yes	yes	N	N	4G	4G	Y		32	5	2005	2009	MIPS data sheets	derived from, but independent of plasma, xilinx & altera implemtations	
X		yasep		alpha	Yann Guidon	RISC	16	32	kintex-7-3	James	syntax errors	6				14.7	1.00	1.0		vhdl		microYAE	yes	asm	N		2K				16		2008	2014	www.yaesp.org	Java generated VHDL, revisions ongoing	funky web site
B		yellowstar	Yellow Star	stable	Charles Brey	MIPS	32	32			missing declarations									verilog	1	processor	yes	yes	N	N	4G	4G	Y		32		2001	2013	MIPS data sheets	MIPS R3000 clone, gate level dsgn	brey.org/yellow_star/
A	1	z80osc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	spartan-3e	James Brakef	2474	4	2	19	78	##	14.7	0.33	3.0	3.4	vhdl	19	top_s3e	yes	yes	N	N	64K	64K	Y			2008	2010	z80 data sheets	based on Daniel Wallner's T80	
A	1	z80osc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	cyclone-3	James Brakef	2831	4		22	82	##	13.1	0.33	3.0	3.2	vhdl	19	top_de1	yes	yes	N	N	64K	64K	Y			2008	2010	z80 data sheets	based on Daniel Wallner's T80	removed pin assignments
A	1	zet86	Zet The x86 IA-	alpha	Zeus Marmolejo	8086	8	8x	kintex-7-3	James Brakef	3642	6	1	68	##	14.7	0.67	1.0	12.5	verilog	32	fpga_zet	yes	yes	N	N	1M	1M	Y			2008	2014	x86 data sheets	equivalent to 80186, boots MS-DOS	zet.aluzina.org/index.php/Zet_processor	
W	1	zpu	ZPU the worlds s	stable	Oyvind Harboe	forth	32	8	spartan-6	Oyvind Harboe	1259	6		135			0.10	1.0	10.7	vhdl	23	zpu_core	yes	yes	N		4G	4G	Y	37		2008	2009	www.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz		
W		zpu	ZPU the worlds s	stable	Oyvind Harboe	forth	32	8	spartan-3	Oyvind Harboe	440	4		85			0.05	1.0	9.7	vhdl	23	zpu_core	yes	yes	N		4G	4G	Y	37		2008	2009	www.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz		

73 # usable(beta, stable or mature): "A"(clones) & "W"(originals)

14 52 "B" or "X" of limited interest

171 unique usable designs

Following has DMIPS per clock for many microprocessors

http://en.wikipedia.org/wiki/Instructions_per_second

adrs

Web page DMIPS per clock cycle per core en.wikipedia.org/wiki/Instructions_per_second community.freescale.com www.eembc.org/coremark/index.php

MIPS/MHz Pro-rating for data size:

1-bit 0.04

8-bit 0.33 Silicon Area equivalents

16-bit 0.67 LUTs/DSP48 16:1

32-bit 1.00 LUTs/Block RAM 32:1

Under the assumption that the core is capable of one instruction per clock

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
uP_cores_test folder	if opencores design is their folder name, otherwise my folder name
opencores name	
status	ASIC, planning, alpha, beta, stable, mature, proprietary
author	First Name, Last Name
style / clone	part number or "forth", RISC, accumulator, etc
data size	data memory word size
inst size	instruction size
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALM	4-LUT, 6-LUT, Altera ALM, Actel Tile
LUT?	total number of LUTs or ALMs used including route-thrus & otherwise unavailable
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up, Altera count is percent used times # avail
Fmax	maximum primary clock speed from compile, place, route & timing run
date	date of compile, place & route; serves to identify source version
tool ver	Altera, Xilinx, Lattice Semiconductor or MicroSemi tool version number
MIPS /clk	prorated DMIPS per clock, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
src code	VHDL or Verilog or System Verilog or schematic or gates
# src files	number of source files for compile, place, route & timing
top file	top file for compile, place, route & timing run
doc	is documentation provided
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point
Ha vd	separate instruction and data memory(s), there can be more than one data memory, M for MMU & caches
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, somewhat subjective
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions
reference	web address or generic information (for clones)
note worthy	anything special about the design
comments	catchall

uP MIPS /MHz MHz guessed average clocks/inst

4004	0.10				
6502	0.50	0.02	0.06		4
8051	0.01 DMIPS	0.08	0.24		1, 4 or 6
8080	0.17		0.25		9
68K	0.10		0.15		4
ARM Cortex A9	2.50 DMIPS		2.90	1000	
ARM Cortex M0	0.90 DMIPS		1.50	70	
ARM Cortex M3	1.25 DMIPS		2.17	25	
ARM7	0.90	0.74	2.04	600	
AVR	1.00	0.21	0.53	8	
AVR32			1.62	60	
BA21			2.44	400	
Coldfire			2.80	400	
Coldfire			0.77	150	Virtex-5
HCS08		0.04	0.12		4
HC11					4
LEON3/Spartan-6			1.96	100	
MC6809	1.24	0.07	1.86		3
MicroBlaze 3-stage	1.03		1.50		
MicroBlaze 5-stage	1.38		1.90	125	
MIPS32	1.51		2.28		
MSP430		0.40	1.20		2
MSP430			1.10	25	2
Nios II	0.64 DMIPS		0.93	200	
Nios II -e	0.15 DMIPS		0.25		
Nios II -f	1.13 DMIPS		1.60	200	
PIC16	0.25				
PIC18			0.04	40	
PIC24		0.72	1.86	40	
PIC32			3.45	80	
Super H-2			1.44	180	
VAX780	1.00 DMIPS		1.50		DMIPS # is by definition
Z80	1.60	0.01	0.03		3
eSi-1600			1.98		