

aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	kintex-7-3	James Brakefiel	3958	6	2		86	##	14.7	1.00	1.0	21.6	verilog	21	top	yes	yes	N		4G	4G	Y				2003	2009	SuperH data sheets			
aeMB	aeMB	beta	Shawn Tan	uBlaze	32	32	kintex-7-3	James Brakefiel	1018	6	3		131	##	14.7	1.30	1.0	167.1	verilog	29	aeMB_core	yes	yes	N		4G	4G	Y				2004	2009	xilinx documentation	not 100% compatable		
microblaze		proprietar	Xilinx	uBlaze	32	32	kintex-7	Xilinx	1201	6		32	408			1.30	1.0	441.4	not avail			yes	yes	opt		4G	4G	Y	86	32	5	2002		www.xilinx.com/tools/	performance optimized	70 configuration options, MMU or	
microblaze		proprietar	Xilinx	uBlaze	32	32	kintex-7	Xilinx		546	6	1	320			1.03	1.0	603.7	not avail			yes	yes	opt		4G	4G	Y	86	32	3	2002		www.xilinx.com/tools/	MicroBlaze MCS, smallest configurat	70 configuration options, MMU or	
myblaze	myBlaze	mature	Jian Luo	uBlaze	32	32													myhdl			yes	yes	N		4G	4G	Y		32		2010	2010	microBlaze data sheets	clone, python code generators		
openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	spartan-3-5	James Brakefiel	1352	4	3	6	39	##	14.7	1.00	1.0	28.8	verilog	27	openfire	yes	yes	N	N	4G	4G	Y		32		2007	2012	uBlaze data sheets	"FPGA Proven"	derived from Stephen Craven's Op	
openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Brakefiel	1201	6	3	2	105	##	14.7	1.00	1.0	87.4	verilog	27	openfire	yes	yes	N	N	4G	4G	Y		32		2007	2012	uBlaze data sheets	"FPGA Proven"	derived from Stephen Craven's Op	
secretblaze		beta	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4			91			12.1	1.00	1.0	58.2	vhdl	26	sb_core	yes	yes			4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC/		
mblite	MB-Lite	beta	Tamar Kranenburg	uBlaze	32	32	kintex-7-3	James Brj library	not co	6				##	14.7	1.00	1.0		vhdl	10	core	yes	yes	N		4G	4G	Y	86	32		2009	2012	microBlaze data sheets	not all instructions implemented		
ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	Aleksander Osm	91256	4	22	106	39			13.1	1.00	1.0	0.4	verilog	85	soc	yes	yes			4G	4G	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	running on Terasic DE2-115 board
ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	James Brakefiel	35872	4	4	34	44	##	13.1	1.00	1.0	1.2	verilog	85	ao486	yes	yes	N	N	64K	64K	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	non-SoC, no MMU	
nextz80	NextZ80	stable	Nicolae Dumitrache	Z80	8	8x	kintex-7-3	James Brakefiel	1064	6			106	##	14.7	0.33	3.0	10.9	verilog	3	NextZ80CP	yes	yes	N	N	64K	64K	Y				2011	2014	z80 data sheets			
t80	T80 cpu	stable	Daniel Wallner	Z80	8	8x	spartan-3-5	James Brj Z80 m	1991	4			54	##	14.7	0.33	3.0	3.0	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80 & 8080 inst sets, several usage		
t80	T80 cpu	stable	Daniel Wallner	Z80	8	8x	spartan-6-3	James Brj Z80 m	1462	6			83	##	14.7	0.33	3.0	6.2	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80 & 8080 inst sets, several usage		
t80	T80 cpu	stable	Daniel Wallner	Z80	8	8x	kintex-7-3	James Brj Z80 m	1389	6			163	##	14.7	0.33	3.0	12.9	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80 & 8080 inst sets, several usage		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	cyclone-2	James Brakefiel	2148	4			61	##	11.1	0.33	3.0	3.1	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	cyclone-4	James Brakefiel	2193	4			86	##	13.1	0.33	3.0	4.3	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	arria-2	James Brakefiel	1413	A			139	##	13.1	0.33	3.0	10.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	spartan-3-5	James Brakefiel	2095	4			54	##	14.7	0.33	3.0	2.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	spartan-6-3	James Brakefiel	1180	6			83	##	14.7	0.33	3.0	7.8	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
tv80	TV80	mature	Guy Hutchison, Howar	Z80	8	8x	kintex-7-3	James Brakefiel	1207	6			182	##	14.7	0.33	3.0	16.6	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
wb_z80	Wishbone High f	stable	Brewster Porcella	Z80	8	8x	kintex-7-3	James Brakefiel	2025	6			144	##	14.7	0.33	3.0	7.8	verilog	4	z80_core	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Guy Hutchison TV80		
y80e	Y80e Z80/Z180 C	stable	Sergey Belyashov	Z80	8	8x	kintex-7-3	James Brj empty projec	6							14.7	1.00	3.0		verilog	15	y80_top	yes	yes	N	N	64K	64K	Y				2013	2013	z80 data sheets	based on Y80 from "Microprocessor Design Using Verilog HDL" by Mont	
z80soc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	spartan-3e	James Brakefiel	2474	4	2	19	78	##	14.7	0.33	3.0	3.4	vhdl	19	top_s3e	yes	yes	N	N	64K	64K	Y				2008	2010	z80 data sheets	based on Daniel Wallner's T80		
z80soc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	cyclone-3	James Brakefiel	2831	4		22	82	##	13.1	0.33	3.0	3.2	vhdl	19	top_de1	yes	yes	N	N	64K	64K	Y				2008	2010	z80 data sheets	based on Daniel Wallner's T80	removed pin assignments	