

z80soc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	cyclone-3	James Brakefiel	2831	4	2	22	82	##	q13.1	0.33	3.0	3.2	vhdl	19	top_de1	yes	yes	N	N	64K	64K	Y				2008	2010	z80 data sheets	based on Daniel Wallner's T80	removed pin assignments
z80soc	Z80 System on C	stable	Ronivon Costa	Z80	8	8x	spartan-3e	James Brakefiel	2474	4	2	19	78	##	14.7	0.33	3.0	3.4	vhdl	19	top_s3e	yes	yes	N	N	64K	64K	Y				2008	2010	z80 data sheets	based on Daniel Wallner's T80	

0 # usable(beta, stable or mature): "A"(clones) & "W"(originals)

6 # adrs

6 "B" or "X" of limited interest

171 unique usable designs

Following has DMIPS per clock for many microprocessors

Web page DMIPS per clock cycle per core

en.wikipedia.org/wiki/Instructions_per_community_freescale www.eembc.org/coremark/index.php

MIPS/MHz Pro-rating for data size:

1-bit	0.04		
8-bit	0.33	Silicon Area equivalents	
16-bit	0.67	LUTS/DSP48	16:1
32-bit	1.00	LUTS/Block RAM	32:1

Under the assumption that the core is capable of one instruction per clock

http://en.wikipedia.org/wiki/Instructions_per_second

CoreMarks /MHz MHz guessed average clocks/inst

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
_up_cores_test folder	if opencores design is their folder name, otherwise my folder name
opencores name	
status	ASIC, planning, alpha, beta, stable, mature, proprietary
author	First Name, Last Name
style / clone	part number or "forth", RISC, accumulator, etc
data size	data memory word size
inst size	instruction size
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALM	4-LUT, 6-LUT, Altera ALM, Actel Tile
LUT?	total number of LUTs or ALMs used including route-thrus & otherwise unavailable
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up, Altera count is percent used times # avail
Fmax	maximum primary clock speed from compile, place, route & timing run
date	date of compile, place & route; serves to identify source version
tool ver	Altera, Xilinx, Lattice Semiconductor or MicroSemi tool version number
MIPS/clk	prorated DMIPS per clock, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
src code	VHDL or Verilog or System Verilog or schematic or gates
# src files	number of source files for compile, place, route & timing
top file	top file for compile, place, route & timing run
doc	is documentation provided
tool chain	is there a compiler or assembler provided or available
fltq pt	does the compile, place, route & timing run include floating point
Ha vd	separate instruction and data memory(s), there can be more than one data memory, M for MMU & caches
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, somewhat subjective
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions
reference	web address or generic information (for clones)
note worthy	anything special about the design
comments	catchall

	MIPS	CoreMarks /MHz	MHz	guessed average clocks/inst
uP				
4004	0.10			
6502	0.50	0.02	0.06	4
8051	0 DMIPS	0.08	0.24	1, 4 or 6
8080	0.17		0.25	9
68K	0.10		0.15	4
ARM Cortex A9	2.50 DMIPS		2.90 1000	
ARM Cortex M0	0.90 DMIPS		1.50 70	
ARM Cortex M3	1.25 DMIPS		2.17 25	
ARM7	0.90	0.74	2.04 600	
AVR	1.00	0.21	0.53 8	
AVR32			1.62 60	
BA21			2.44 400	
Coldfire			2.80 400	
Coldfire			0.77 150 Virtex-5	2
HCS08		0.04	0.12	4
HC11				4
LEON3/Spartan-6			1.96 100	
MC6809	1.24	0.07	1.86	3
MicroBlaze 3-stage	1.03		1.50	
MicroBlaze 5-stage	1.38		1.90 125	
MIPS32	1.51		2.28	
MSP430		0.40	1.20	2
MSP430			1.10 25	2
Nios II	0.64 DMIPS		0.93 200	
Nios II - e	0.15 DMIPS		0.25	
Nios II - f	1.13 DMIPS		1.60 200	
PIC16	0.25			
PIC18			0.04 40	
PIC24		0.72	1.86 40	
PIC32			3.45 80	
Super H-2			1.44 180	
VAX780	1.00 DMIPS		1.50	DMIPS # is by definition
Z80	1.60	0.01	0.03	3
eSi-1600			1.98	