



	uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUTs	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	# src files	top file	doc	tool chain	ftg pt	How	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
A	1	secretblaze	beta	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe		1563	4			91		12.1	1.00	1.0	58.2	X	vhdl	26	sb_core	yes	yes		4G	4G	Y	86		32	5	2010	2012	<a href="http://www.lirmm.fr/ADAC">www.lirmm.fr/ADAC</a>						
A	1	laticemicro32	stable	Yann Siommeau, Micha	RISC	32	32	arria_2	James Brakef		2166	A	4	30	149	##	q13.1	0.80	1.0	55.0	LX	verilog	24	lm32_cpu	Y	yes	N	4G	4G	Y			32	2006	2012	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	optional data & inst caches						
A	1	leon3	stable	Jiri Gaisler, Jan Anders	SPARC	32	32		Jiri Gaisler		3448	4			183			1.00	1.0	53.1	AILX	vhdl	100s	leon3x	Y	yes	Y	4G	4G	Y			64	7	2003	2017	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	customized for ~50 FPGA boards, confi	have yet to get s successful C,P&R				
		yar	stable	Tommy Thorn	MIPS	32	32	kintex-7-3	James Brakef		3610	6		15	189	##	14.7	1.00	1.0	52.3	X	verilog	8	top				2M	2M				32	2004	2008		subset of MIPS R3000						
		mips32	stable	Jin Jifang	MIPS	32	32	kintex-7-3	James Brakef		3696	6		8	192	##	v17.4	1.00	1.0	52.0	X	verilog	17	pipelinem	Y	yes		4G	4G	Y			32	5	2017			vivado project	"classic MIPS"				
W	1	oberon_sdram	beta	nicolae Dumitrache	RISC	32	32	kintex-7-3	James Brakef		2103	6		1	104	##	14.7	1.00	1.0	49.5	X	verilog	16	ris3c	Y	yes	Y	4G	4G				16	2013	2017		minimalist Wirth, part of Project Oberon	modified to use DRAM, serial mult					
		moxielite	stable	Anthony Green	RISC	32	32	kintex-7-3	James Brakef		3159	6	3		152	##	14.7	1.00	1.0	48.0	X	vhdl	11	moxielite				4G	4G	Y			16	2009	2017	<a href="https://github.com/atgreen/moxie-cores">https://github.com/atgreen/moxie-cores</a>	2016 version gives same reults as 2014	code for cache & mmu incomplete					
		table888	alpha	Robert Finch	RISC	32	16	kintex-7-3	James Brakef		5756	6	9	6	137	##	14.7	2.00	1.0	47.6	X	verilog	3	table888	bme			4G	4G	Y	130		8	2014	2016				uses ZIP CPU				
		s6soc	stable	Dan Gisselquist	RISC	32	32	spartan-6-3	James Sparta		2820	6	1	10	133	##	14.7	1.00	1.0	47.3	X	verilog	31	toplevel			N	N	4G	4G	N	20		16	5	2015							
X	1	qrisc32	alpha	Viacheslav	RISC	32	32	arria-2	James Brakef		3075	A	4		144	##	q13.1	1.00	1.0	46.9	X	system v	8	qrisc32	Y	yes	N	4G	4G	Y			32	4	2010	2011				qrisc32 wishbone compatible risc core	for PhD thesis		
X	1	eco32	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef		2339	6		1	160	##	14.7	1.00	1.5	45.5	ILX	Y	verilog	14	cpu	Y	yes	N	512M	256M	Y	61		32	2003	2014	<a href="http://homepages.thm.de/">homepages.thm.de/</a>	MIPS like, slow mul & div					
W	1	fis32	beta	Robert Finch	RISC	32	32	kintex-7-3	James Brakef		3479	6	3	2	152	##	14.7	1.00	1.0	43.7	X	verilog	1	FISA32	Y	yes	N	Y						32	2014	2014	<a href="https://github.com/robfinch/Cores">https://github.com/robfinch/Cores</a>						
		temlib	stable		SPARC	32	32	kintex-7-3	James Brakef		2579	6		32	111	##	14.7	1.00	1.0	43.1	X	vhdl	48	mcu_simple	Y	yes	N	4G	4G	Y			64	2013	2015	SparcV8 (SparcStation)	copywrite: experimental use	has caches					
		vscale	stable		risc-v	32	32	kintex-7-3	James Brakef		3072	6			127	##	14.7	1.00	1.0	41.2	X	verilog	23	vscale_core			N	N	4G	4G				32	2016	2017		risc-v RV32IM vscale processor, deprec	not up to date (risc-v)				
A	1	minimips	stable	Poppy etal	RISC	32	32	kintex-7-3	James Brakef		2939	6	8		118	##	14.7	1.00	1.0	40.1	X	vhdl	12	minimips	Y	yes	N	4G	4G				32	5	2004	2009	MIPS I	based on MIPS I					
		riscv_potato	beta	Kristian Skordal	risc-v	32	32	kintex-7-3	James Brakef		2817	6			113	##	14.7	1.00	1.0	40.1	X	vhdl	20	pp_core	Y	yes	N	N	4G	4G	Y	30		32	2014					risc-V interger only, no mult	"rocket-core" version at risc.org		
W	1	cast_ba22	proprietary	CAST Inc	RISC	32	16x	spartan-6	CAST Inc		1800	6		32	72	##	14.7	1.00	1.0	40.0	X	proprietary			Y	yes		4G	4G				32					<a href="http://www.cast-inc.com">http://www.cast-inc.com</a>	Cast has uP related IP	several versions, FPGA kits			
A	1	plasma	stable	Steve Rhoads	MIPS	32	32	kintex-7-3	James Brakef		2462	6		3	97	##	14.7	1.00	1.0	39.5	X	vhdl	22	plasma	Y	yes	N	4G	4G	Y			32	2001	2013		MIPS data sheets	wide outside use, opencores page has list of related publications					
		supersmall	stable	Michael Ritchie	RISC	32	32	stratix-3	Michael Ritc		207	A	2+8		126	##	q9.0	1.00	16.0	38.1	I	verilog																		2-bit serial, Mostly MIPS-I compliant	Copyright 2005,2006,2009 Jonathan Rose, and t		
W	1	risc5	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakef		2441	6	4	1	92	##	14.7	1.00	1.0	37.8	ILX	verilog	8	RISC5	Y	yes	Y	4G	4G				16	2013	2017						minimalist Wirth, part of Project Oberon	32x32 multiplier	
A	1	mips2000	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef		1971	6	4	6	71	##	14.7	1.00	1.0	36.2	X	vhdl	35	Dm	Y	yes	N	4G	4G	Y			32	5	2012	2016	MIPS data sheets	supports almost all instructions of mip	course project				
W	1	or1200_hp	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch	3 slot	5602	6			185	##	14.7	1.00	1.0	33.1	X	verilog	39	or1200_id	Y	yes	Y	M	4G	4G	Y			32	2010	2013						3 slot barrel version of OR1200	numbers from published paper
W	1	yarvi	beta	Tommy Thorn	risc-v	32	32	kintex-7-3	James Brakef		1935	6		35	122	##	14.7	1.00	2.0	31.5		verilog	1	yarvi	Y	yes	N	4G	4G				32	3	2014	2015					no multiply or divide	simple implementation of RISC-V	
		temlib	stable		SPARC	32	32	kintex-7-3	James Brakef		3730	6	5		111	##	14.7	1.00	1.0	29.8	X	vhdl	48	fpu_simple	Y	yes	N	4G	4G	Y			64	2013	2015	SparcV8 (SparcStation)	copywrite: experimental use	options for ftg-pt, pipeline, mul & div configurat					
A	1	arm4u	stable	Joanathan Masur, Xavi	ARM7	32	32	aria-2	James Brakef		1668	A	4	8	66	##	q13.1	0.75	1.0	29.5	I	vhdl	12	cpu	Y	yes	N	4G	4G	Y	80		16	5	2013	2014					university project	altera memory	
X	1	eco32	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef		3367	6		5	147	##	14.7	1.00	1.5	29.1	ILX	Y	verilog	24	eco32	Y	yes	N	512M	256M	Y	61		32	2003	2014	<a href="http://homepages.thm.de/">homepages.thm.de/</a>	MIPS like, slow mul & div					
W	1	nige_machine	stable	Andrew Read	forth	32	8	kintex-7-3	James Brakef		5033	6	8	33	123	##	14.7	1.00	1.0	24.5	X	vhdl	29	Board	Y	yes	N	16M	16M		512		512							standalone Forth system	<a href="https://www.youtube.com/watch?v=PrLrE8q62">https://www.youtube.com/watch?v=PrLrE8q62</a>		
A	1	aor3000	beta	Aleksander Osman	MIPS	32	32	kintex-7-3	James Brakef		5307	6	4	9	129	##	14.7	1.00	1.0	24.2	IX	verilog	19	aor3000	Y	yes	N	4G	4G	Y			32	5	2014	2015						MIPS R3000A compatible, has MMU	moved declarations forward
A	1	aquarius	stable	Thorn Aitch	SuperH-2	32	16	kintex-7-3	James Brakef		4071	6	2	10	97	##	14.7	1.00	1.0	23.7	ILX	verilog	21	top	Y	yes	N	4G	4G	Y			32	5	2003	2012							
A	1	mips_fault_toler	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef		2017	6	4	6	45	##	14.7	1.00	1.0	22.5	X	vhdl	40	main	Y	yes	N	4G	4G	Y			32	5	2013	2013	MIPS data sheets	arithmetic includes fault detection	no external memory port?				
		or1200	stable	Damjan Lampret	OpenRISC	32	32	kintex-7-3	James Brakef		5231	6	4	8	118	##	14.7	1.00	1.0	22.5	X	verilog	78	or1200_top	Y	yes	Y	M	4G	4G	Y			32	2010	2015						best older openpic implementation	no LUT RAM for reg file
		or1200mp	stable	Stefan Wallentowitz	OpenRISC	32	32	kintex-7-3	James Brakef		4960	6	4	8	111	##	14.7	1.00	1.0	22.4	X	verilog	104	or1200_top	Y	yes	Y	M	4G	4G	Y			32	2012	2012						multiprocessor variant, single core	
W	1	risccompatible	beta	Andre Soares	RISC	32	32	kintex-7-3	James Brakef	set IO	2167	6		1	145	##	14.7	1.00	3.0	22.3	X	vhdl	12	riscompat	Y	yes	N	Y	4G	4G	Y			32	2014							based on RISCO processor by Junqueira & Suzim 1993	
W	1	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	kintex-7-3	James Brakef		4945	6	4	8	107	##	14.7	1.00	1.0	21.7	ILX	Y	verilog	88	or1200_top	Y	yes	Y	M	4G	4G	Y			32	2009	2013	<a href="https://github.com/riscv/riscv">https://github.com/riscv/riscv</a>	minimal OR1200, vendor neutral, has caches				
A	1	mips32r1	stable	Grant Ayers	MIPS	32	32	arria-2	James Brakef		3716	A	8		79	##	q13.1	1.00	1.0	21.3	IX	verilog	20	processor	Y	yes	N	Y	4G	4G	Y			32	5	2012	2015	<a href="https://github.com/gaisler">https://github.com/gaisler</a>	Harvard arch	complete software tool chain			
W	1	altium/TSK3000	proprietary	Altium	RISC	32	32	spartan-3-5	Altium		2426	4		4	50	##	14.7	1.00	1.0	20.6	AILX	proprietary			Y	yes	N	4G	4G	Y			32										



	_uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT: LUT:	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	# src files	top file	doc	tool chain	ftg pt	Hay	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments						
W	1	yafc	<a href="https://github.com">https://github.com</a>	alpha	Tim Wawrzynczak	forth	16	kintex-7-3	James Brakef	617	6			4	247	##	14.7	0.67	1.0	268.5	X	vhdl	20	cpu	asm	N	Y	8K	8K		26				2014				influenced by J1, F16 & C18							
W	1	diogenes	<a href="https://opencores.org">https://opencores.org</a>	beta	Fekkhifzer	RISC	16	16	kintex-7-3	James Brakef	807	6		1	297	##	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	asm	N	Y	1K	1K						2008	2009		"student RISC system"								
W	1	sayeh_process	<a href="https://opencores.org">https://opencores.org</a>	stable	Alireza Haghdoost, Arn	RISC	16	8x	kintex-7-3	James Brakef	479	6	1		164	##	14.7	0.67	1.0	229.7	X	verilog	13	Sayeh	Y	N	N	64K	64K						2008	2009	<a href="http://haghdoost.persiangig.com">haghdoost.persiangig.com</a>	simple RISC								
W	1	table887	<a href="https://github.com">https://github.com</a>	alpha	Robert Finch	RISC	16	16	kintex-7-3	James Brakef	643	6		2	208	##	14.7	0.67	1.0	217.1	X	verilog	2	table887	Y	N	N	64K	64K						2014	2016		included with Table888 source code								
W	1	ep16	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837	6			254	##	14.7	0.67	1.0	203.6	X	vhdl	5	ep16.vhd	Y	yes	N	N	32K	32K	N	32				2005	2012	<a href="https://github.com">PDF files</a>	initialized Lattice memory blocks	5-bit instructions						
X	1	pancake	<a href="https://people.eecs.berkeley.edu">https://people.eecs.berkeley.edu</a>	stable	Bruce Land	stack	16	5	kintex-7-3	James bypas	441	6	1	1	128	##	14.7	0.67	1.0	194.8	X	verilog	7	de2_mini	Y	yes	N	N	4K	4K		31				2010	2014	<a href="http://www.cs.hiroshita.com">http://www.cs.hiroshita.com</a>	The Pancake Stack Machine derived from Verilog	Cornell ECE5760						
W	1	yasep	<a href="https://www.yasep.org">www.yasep.org</a>	alpha	Yann Guidon	RISC	16	32	kintex-7-3	James reduci	632	6			215	##	114.7	1.00	2.0	170.0	AX	vhdl	3	microYAE	Y	asm	N	N	2G	2G		51		16			2005	2014		JavaScript generated VHDL, revisions derived from 2 versions: one/15 source files, derived from c18	YASEP talk at <a href="http://www.youtube.com/watch?v=bw5">www.youtube.com/watch?v=bw5</a>					
W	1	b16	<a href="http://www.baend.org">http://www.baend.org</a>	stable	Bernd Paysan	forth	16	5	spartan-3-5	James Brakef	554	6			134	##	14.7	0.67	1.0	161.7	IX	verilog	1	b16	Y	yes	N																			
W	1	kestrel-2	<a href="https://github.com">https://github.com</a>	stable	Samuel Falvo II	forth	16	16	kintex-7-3	James Brakef	735	6		8	172	##	14.7	0.67	1.0	157.2	X	verilog	27	M_kestrel	Y	ues	N	N	64K	64K		16			2			2012	2015	<a href="https://hackaday.com">https://hackaday.com</a>	reimplementation of J1	M_j1a runs at 244MHz & 368 LUTs				
A	1	mcip_open	<a href="https://opencores.org">https://opencores.org</a>	beta	Mezzah Ibrahim	PIC18	16	24	kintex-7-3	James Brakef	881	6	1	200	##	14.7	0.67	1.0	152.1	X	vhdl	23	MCIOOpen	Y	yes	N	Y	4K	1M	Y																
W	1	ejrh_cpu	<a href="https://github.com">https://github.com</a>	stable	Edmund Horner	RISC	16	16	kintex-7-3	James Brakef	928	6	1	200	##	14.7	0.67	1.0	141.6	X	verilog	17	machine	Y																						
W	1	dragonfly	<a href="http://www.leox.com">http://www.leox.com</a>	beta	LEOX team	MISC	16	16	kintex-7-3	James Brakef	788	6			164	##	14.7	0.67	1.0	139.3	X	vhdl	6	gdg_core	Y	N	N	256	2K																	
W	1	minicpu-s	<a href="https://github.com">https://github.com</a>	stable	Michael Morris	stack	16	8	kintex-7-3	James Brakef	147	6			741	##	14.7	0.67	28.0	120.6	X	verilog	2	both	Y	N						33														
X	1	tigli_cpu	<a href="https://github.com">https://github.com</a>	stable	Cleiton Juffo	RISC	16	16	kintex-7-3	James Brakef	636	6			455	##	14.7	0.67	4.0	119.7	X	verilog	24	cpu	Y	N	Y	64K	64K		16		16													
X	1	hpc-16	<a href="https://opencores.org">https://opencores.org</a>	beta	Umar Siddiqui	RISC	16	16	kintex-7-3	James Brakef	871	6			152	##	14.7	0.67	1.0	116.6	X	vhdl	20	cpu	Y	asm	N	N	64K	64K																
W	1	minicpu	<a href="http://www.cs.hawaii.edu">http://www.cs.hawaii.edu</a>	stable	Hirotsugu Nakano	stack	16	5	kintex-7-3	James lots of	433	6	1	1	128	##	14.7	0.33	1.0	97.7	X	verilog	7	minicpu	Y	yes	N	4K	4K	N	26															
A	1	lem16_18	<a href="https://github.com">https://github.com</a>	alpha	James Brakefield	accum	16	18	kintex-7-3	James Brakef	483	6	1	294	##	14.5	0.16	1.0	97.4	X	vhdl	2	lem16_18m	N					256	1K		77		1												
W	1	c16too	<a href="https://www.scribd.com">https://www.scribd.com</a>	stable	Cole Design and Develo	RISC	16	16	kintex-7-3	James Brakef	510	6			271	##	14.7	0.67	4.0	88.9	X	vhdl	1	core	Y	asm	N	N	64K	64K	N	20														
W	1	dcpu16	<a href="https://github.com">https://github.com</a>	beta	Shawn Tan, Marcus Pe	RISC	16	16	kintex-7-3	James Brakef	662	6	1		318	##	14.7	0.67	4.0	80.4	X	vhdl & v	5	dcpu16_c	Y	asm	N	N	64K	64K	N	37														
W	1	atlas_2K	<a href="https://opencores.org">https://opencores.org</a>	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	1595	6	1	5	151	##	14.7	0.80	1.0	75.9	ILX	vhdl	19	ATLAS_2K	Y	asm	N	Y	64K	64K	M	80														
W	1	ep994a	<a href="https://github.com">https://github.com</a>	stable	Erik Piehl	9900	16	16	kintex-7-3	James Brakef	1340	6		5	286	##	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	N	64K	64K	Y															
A	1	oc54x	<a href="https://opencores.org">https://opencores.org</a>	beta	Richard Herveille	DSP	16	16	kintex-7-3	James Brakef	2225	6	1	180	##	14.7	0.67	1.0	54.1	X	verilog	10	oc54_cpu	Y	yes	N	Y	64K	64K																	
W	1	forth_cpu	<a href="https://opencores.org">https://opencores.org</a>	alpha	Richard Howe	forth	16	16	kintex-7-3	James Brakef	1858	6		9	149	##	14.7	0.67	1.0	53.8	X	Y	vhdl	11	top	Y																				
X	1	cole_c16	<a href="https://www.scribd.com">https://www.scribd.com</a>	beta	Cole Design & Develop	RISC	16	16	spartan-6-3	James Brakef	554	6			298	##	14.7	0.67	7.0	51.4	X	vhdl	1	core	Y	asm	N	N	64K	64K	N	20														
W	1	microcore120	<a href="http://www.pld.com">http://www.pld.com</a>	beta	Klaus Schlesiak	forth	16	8	kintex-7-3	James Brakef	1101	6			168	##	14.7	0.67	2.0	51.1	X	vhdl	17	ucore	Y	asm	N	Y	4K	4K																
X	1	uTTA	<a href="https://github.com">https://github.com</a>	stable	Hans Tiggele	TTA	16	16	kintex-7-3	James Brakef	810	6	1	57	##	14.7	0.67	1.0	47.4	X	vhdl	23	utta_stru	N	asm	N																				
X	1	c-nit	<a href="http://www.c-nit.com">http://www.c-nit.com</a>	stable	Sumit	RISC	16	16	spartan-3-5	James xilinx	752	4	3	100	##	14.7	0.67	2.0	44.5	X	verilog	6	soc	bn	asm	N	N	64K	64K	Y	22															
X	1	bobcat	<a href="https://opencores.org">https://opencores.org</a>	beta	Stan Drey	DSP	16	24	kintex-7-3	James Brakef	1622	6	1	107	##	14.7	0.67	1.0	44.0	X	vhdl	30	bobcat_c	Y	N	N	64K	64K																		
W	1	blue	<a href="https://opencores.org">https://opencores.org</a>	stable	Al Williams	accum	16	16	spartan-3-5	James remov	1025	4		63	##	14.7	0.67	1.0	41.1	X	verilog	16	topbox	web					4K	4K	N	16														
W	1	cd16	<a href="http://www.anycpu.org">http://www.anycpu.org</a>	stable	Brad Eckert	forth	16	16	spartan-3-5	James Brakef	681	4		83	##	14.7	0.67	2.0	41.0	IX	vhdl	16	cd16					128K	8M																	
W	1	xgate	<a href="https://opencores.org">https://opencores.org</a>	alpha	Robert Hayes	RISC	16	16	kintex-7-3	James Brakef	2778	6			159	##	14.7	0.67	1.0	38.3	X	verilog	7	xgate_top	Y							42														
W	1	neo430	<a href="https://opencores.org">https://opencores.org</a>	alpha	Stephan Nolting	msp430	16	16	artix-7	Stephan Nolt	442	6	1	2	190	##	14.7	0.67	8.0	36.0	IX	vhdl	19	neo430_t	Y	yes	N	28K	32K	Y																
A	1	jop	<a href="https://opencores.org">https://opencores.org</a>	stable	Martin Schoeberl etal	forth	16	16	cyclone-1	Martin Schoe	2000	4		1	100	##	q10.0	0.67	1.0	33.5	I	vhdl	11	core	Y	yes	N	256K	256K																	
A	1	openmsp430	<a href="https://opencores.org">https://opencores.org</a>	stable	Oliver Girard	msp430	16	16x	stratix-3-2	Oliver Girard	1147	A	1		98	##	14.7	0.67	2.0	28.5	IX	verilog	30	openMSP	Y	yes	N	N	64K	64K	Y															
A	1	w11	<a href="https://opencores.org">https://opencores.org</a>	alpha	Walter Mueller	PDP11	16	16x	kintex-7-3	James Brakef	1760	6	1	1	147	##	14.7	0.67	2.0	28.																										

	_uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	# src files	top file	doc	tool chain	ftg pt	How?	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
	fpag4_risc16_1	<a href="http://www.fpga-jpu16">http://www.fpga-jpu16</a>	errors	Van Loi Le	RISC	16	16	kintex-7-3	James	degenerate de	6					##	14.7	0.66	1.0			verilog	15	Risc_16_1	Y	no	N	Y	64K	64K		13	4	16	2017	2017		similar to mips16_16_1cycl	incomplete Risc_16_bit module				
X	jpu16	<a href="https://github.com">https://github.com</a>	stable	Joksan Alvarado	RISC	16	26	kintex-7-3	James	missing RAM	6							14.7	0.67	1.0			vhdl	9	JPU16	Y	asm	N	64K	64K			16	2012	2012		32 deep call stack, 8 addressing modes						
B	mips_16	<a href="https://opencores.org">https://opencores.org</a>	stable	Doyya Doyya	RISC	16	16	kintex-7-3	James	collapsed in c	6							14.7	1.00	1.0			verilog	12	mips_16	Y	N	64K	64K		13	8	5	2012	2013		Educational 16-bit MIPS Processor						
W	niloofar1	<a href="http://ce.sharif.edu">http://ce.sharif.edu</a>	errors	Mahdi Amiri	RISC	16	16	kintex-7-3	James	ran out of me	6					##	14.7	0.67	1.0			verilog	3	nf1	Y												derived from risc-16	ASIC, uses Leonardo for synthesis					
W	rise	<a href="https://opencores.org">https://opencores.org</a>	beta	Jlechner etal	RISC	16	16	kintex-7-3	James	missing black	6	1						14.7	0.67	1.0	X		vhdl	26	rise	Y	asm	N	64K	64K			16	5	2006	2010	<a href="http://en.wikiversity.org/wiki">en.wikiversity.org/wiki</a>	ARM style register usage					
W	scarts	<a href="https://opencores.org">https://opencores.org</a>	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James	missing signal	6							14.7	0.67	1.0			vhdl	18	scarts	Y	yes	N	64K	64K		122	16	4	2011	2012		Scarts Processor	GCC compiler				
	ucode_cpu	<a href="http://minnie.tu">http://minnie.tu</a>	stable	Warren Toomey	RISC	16	16	atrix-7-3	James	4K LUT 6748	6	1	1			##	14.7	0.67	2.0		I	vhdl	16	cpu	Y	N	N	64K	64K	N		16		2012	2015		originally schematic based (Logisim)						
	urisc		errors	Farhad Mavaddat	RISC	16	16	kintex-7-3	James	missing modu	6					##	14.7	0.67	4.0			vhdl	31	urisc	Y				64K	64K	N	1		1987	2012	<a href="https://cs.uwaterloo.ca">https://cs.uwaterloo.ca</a>	Ultimate Reduced Inst Set Computer Un. Of Waterloo						
	xsoc	<a href="http://www.fpga-jpu16">http://www.fpga-jpu16</a>	stable	Jan Gray	RISC	16	16	kintex-7-3	James	very sl 371	6					##	14.7	0.67	1.0		X	verilog	16	xsoc	Y	yes	N	64K	64K	Y	16	4	16	2000	2001		very compact, bare core	similar to xr16					
	yfcpu	<a href="https://github.com">https://github.com</a>	errors	Cory Walker	RISC	16	16	kintex-7-3	James	degen 18	6					##	14.7	0.67	1.0			verilog	2	yfcpu	Y	N	N	256	256	Y	5	1	16				Colin Mackenzie?	Educational	very simple				
	mproz	<a href="https://www.bitli">https://www.bitli</a>	stable	K. Lee	stack	16	16	kintex-7-3	James	schematic	6					##	14.7	1.00	1.0			schematic			Y	asm	N		32K					1999	2007	<a href="https://groups.google.com">https://groups.google.com</a>	little documentation, CPLD implement	also mproz3					
	tiny_cpu	<a href="http://www.cs.hirosh">http://www.cs.hirosh</a>	errors	K. Nakano	stack	16		kintex-7-3	James	multiple assign	6					##	14.7	0.66	3.0		IX	verilog	11	DE2_TINY	Y	yes	N	4K	4K				2007	2009	<a href="http://www.cs.hirosh">http://www.cs.hirosh</a>	different from tinycpu	uses Flex, Bison & Perl to create gcc compiler						
	next186_soc_p	<a href="https://opencores.org">https://opencores.org</a>	stable	Nicolae Dumitrache	x86	16	8x	kintex-7-3	James	translate erro	6	1				##	14.7	0.67	2.0			Y	verilog	40	ddr_186	Y	yes	N	1M	1M	Y			2013	2018		SoC version of next186	boots DOS					
	next186mp3	<a href="https://opencores.org">https://opencores.org</a>	stable	Nicolae Dumitrache	x86	16	8x	kintex-7-3			6	1				##	14.7	0.67	2.0			Y	verilog	16	ddr_186	Y	yes	N	1M	1M	Y			2013	2014		SoC version of next186	boots DOS, has DSP core, no x86 source					
	fc16		paper	Richard Haskell	forth	16																													PDF papers	see his book: VHDL By Example: Fundamentals of							
	nc4016	<a href="https://en.wikid">https://en.wikid</a>	asic	Chuck Moore	forth	16																														chapter in Koopman							
	rtx2000	<a href="http://www.mpe">http://www.mpe</a>	asic	Tom Hand	forth	16																															Harris Corp., FPGA version at MPEforth						
	risc_16bit	<a href="http://www2.e">http://www2.e</a>	errors	Raj Parihar	RISC	16	16	kintex-7-3	James	empty design	6					##	14.7	0.67	1.0			verilog	19	ftpice	Y									16		2006	2009		original design for university course	needs IO to be non-empty			
	riscff		proprietary	Expressif	RISC	16	16																														now produce ESP8266 & ESP32						
	xtensa		proprietary	tensilica/cadence	RISC	16	16,24	proprietary																					4G	4G								ch 8, Processor Design	upward compatible family, sliding reg	ASIC usage, TIE tool generates RTL & software t			
	acc	<a href="https://github.com">https://github.com</a>	stable	Juan Gonzalez-Gomez	accum	15	15	kintex-7-3	James	rom &	88	6		1	227	##	14.7	0.67	2.0	865.2	IX	verilog	1	acc2	Y	yes	N		4K							2016	2016	<a href="https://github.com/O">https://github.com/O</a>	26 chptr course using Apollo Comman	?why LUT count different from agcnorm			
X	agcnorm	<a href="https://opencores.org">https://opencores.org</a>	beta	Dave Roberts	accum	15	15	spartan-3a	James	Brakef 3732	4		2	20	##	14.7	0.66	1.0	3.5	X		vhdl	5	AGC	Y		N	Y	4K	72K	N	11		1	1962	2012	<a href="http://klabs.org/histo">http://klabs.org/histo</a>	Apollo Guidance Computer via 3-input NOR gate emulation					
X	vtach	<a href="https://opencores.org">https://opencores.org</a>	mature	Al Williams	CARDIAC	13	12	spartan-3-4	James	Brakef 557	4				71	##	14.7	0.50	1.0	64.1	X	verilog	16	vtach			N		256	256	Y					2013	2014		ISE project only, BCD arithmetic	VTACH Bell Labs CARDIAC reimaged in Verilog			
	wb4pb	<a href="https://opencores.org">https://opencores.org</a>	stable	Stefan Fischer	picoBlaze	13	13	spartan-3	Stefan	Fische 309	4		1	102	##	14.7	0.33	3.0	36.2	X	Y	vhdl or v	14	picoBlaze_wb_uart	Y										2010	2013	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	software add-on for picoBlazeSoftware	kcpsm3 only works for Spartan 3				
	wb4pb	<a href="https://opencores.org">https://opencores.org</a>	stable	Stefan Fischer	picoBlaze	13	13	kintex-7-3	James	incomplete pd	6					##	14.7	0.33	3.0			Y	vhdl or v	14	picoBlaze_wb_uart	Y										2010	2013	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	software add-on for picoBlazeSoftware	ported to kcpsm6			
	totalcpu	<a href="https://opencores.org">https://opencores.org</a>	alpha		RISC	12+	12	kintex-7-3	James	Brakef 229	6	1		149	##	14.7	0.33	3.0	71.7	X		verilog	10	cpu		N											16		2007	2009		data width 12 bits and up, no data memory	
X	usimplez	<a href="https://opencores.org">https://opencores.org</a>	stable	Pablo Salvadeo etal	accum	12	12	stratix-2	Pablo	Salvade 48	4			134	##	14.7	0.17	2.0	237.9	I		vhdl	3	usimplez_cpu	N			512	512		8					2011		<a href="http://www.gti-det.u">http://www.gti-det.u</a>	part of university course, simplez+i4 has an index register				
A	pd8verilog	<a href="http://www.heeltoe.com">www.heeltoe.com</a>	stable	Brad Parker	PDP8	12	12	kintex-7-3	James	Brakef 505	6			366	##	14.7	0.50	2.0	181.3	X		verilog	18	pd8	Y	yes	N	32K	32K				8		2005	2010		PDP8 data sheets	boots & runs TSS/8 & Basic				
W	microcore110	<a href="http://www.pld">http://www.pld</a>	beta	Klaus Schiesiek	forth	12	8	kintex-7-3	James	Brakef 399	6		1	294	##	14.7	0.40	2.0	147.4	X		vhdl	30	core	Y	asm	N	Y	512	2K							1999	2004	<a href="http://www.microcore.org/">www.microcore.org/</a>	indexing into return stack, auto inc/dec	only one block RAM? simplest core		
A	the12x_12uP		alpha	James Brakefield	stack/acc	12	12	kintex-7-3	James	Brakef 972	6	1	1	123	##	14.7	0.50	1.0	63.3	X		vhdl	2	the12x_1	Y	no	Y	N	4K	4K	N	54	64	1	2015							combo stack/accumulator design	load/store arch, not optimized
A	pd8	<a href="https://opencores.org">https://opencores.org</a>	alpha	Joe Manojlovick, Rob D	PDP8	12	12	kintex-7-3	James	Brakef 1219	6	1		183	##	14.7	0.50	2.0	37.5	X	Y	vhdl	55	cpu	Y	yes	N	32K	32K				8		2012	2013		PDP8 data sheets	PDP-8 Processor Core and System	Boots OS/8, runs apps, several variants			
A	pd8l	<a href="https://opencores.org">https://opencores.org</a>	beta	Ian Schofield	PDP8	12	12	cyclone-3	James	Brakef 1088	4		48	63	##	q13.1	0.50	2.0	14.4	X	Y	vhdl	11	top	Y	yes	N	4K	4K						2013	2013		PDP8 data sheets	Minimal PDP8/L implementation with 4K disk monitor system				
W	eric55		proprietary	entner-electronics.com	forth	9	8	cyclone-4-6	enter-electro	110	4	opt		60			0.42	1.0	229.1	I		proprietary						512	1K							3-4	2007				25 MIPS: ERIC5xs, ERIC5Q		
W	ssbcc	<a href="https://opencores.org">https://opencores.org</a>	stable	Rodney Sinclair	forth	8	9	kintex-7	Rodney	Sincla 196	6			474	##	14.7	0.33	1.0	797.9	ILX		verilog	3	core	Y	asm	N	Y	1K	8K	Y	41	3		2012	2014	<a href="https://github.com/s">https://github.com/s</a>	Python program generates the Verilog	inst after branch/call/rtn always execs				
	non-von-1	<a href="http://www.chri">http://www.chri</a>	stable	Christopher Fenton	accum	8	8	kintex-7-3	James	Brakef 230	6			556	##	14.7	0.33	1.0	797.1			verilog	1	nonvontop	no	N	N	64		Y	30											SIMID in tree structure	A & B regs, instructions broadcast
A	avr8	<a href="https://opencores.org">https://opencores.org</a>	beta	Nick Kovach	AVR	8	16	kintex-7-3	James	Brakef 174	6			418	##	14.7	0.33	1.0	792.2	X		verilog	1	rAVR	Y	yes	N	64K	64K	Y	17	4		2010	2010		Reduced AVR Core for CPLD	not a full clone, doc is opencores page					
X	mcpu	<a href="https://opencores.org">https://opencores.org</a>	stable	Tim Boscke	accum	8	8	spartan-6-3	James	Brakef 41	6			384	##	14.7	0.08	1.0	749.0	X		vhdl	1	tb02cpu2	Y	asm	N	64	64	Y	4			2007	2014		MCPU A minimal CPU for a CPLD	reduced MIPS/clk due to only 4 inst					

	_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT: ↑	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	# src files	top file	tool doc	tool chain	ftg pt	How?	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments			
	pt13	<a href="http://www.sing">http://www.sing</a>	untested	Daniel Ogilvie	accum	8	8	kintex-7-3	James Brakef	301	6				357	##	14.7	0.33	3.0	130.5		verilog	1	pt13	Y	asm	N	Y	64K	8K	Y	40	3			2011	2018	<a href="https://www.edn.com">https://www.edn.com</a>	PT13 is optimized to be completely em	micro-code & register updates, minimal ISA			
X	bytemachine	<a href="https://github.com">https://github.com</a>	mature	copperdragon	forth	8	8	kintex-7-3	James Brakef	319	6			1	250	##	14.7	0.33	2.0	129.3	IX	vhdl	7	bytemach	me	N	N		4K	Y	30				2016	2017		top is Altera schematic	results are for 2016 bare core				
W	1	aizip/aizip_ov	stable	Yamin Li, Wanming Chu	RISC	8	16	kintex-7-3	James Brakef	138	6				318	##	14.7	0.17	3.0	128.3	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16		4		1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst			
	open8_urisc	<a href="https://opencor">https://opencor</a>	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakef	691	6	1			263	##	14.7	0.33	1.0	125.6	X	vhdl	9	Open8	Y	yes	N		64K	64K	Y			8		2006	2013		accum & 8 regs, clone of Vautomation uRISC processor, in use				
	up1232	<a href="http://www.dte">http://www.dte</a>	stable	Santiago de Pablo	RISC	8	16	kintex-7-3	James Brakef	220	6				244	##	14.7	0.33	3.0	122.0	X	vhdl	3	up1232a	Y	N	N	64K	64K	Y	33	2	32		2000	2000		bare core, prog size 4K to 64K	description in source files				
	8bit_piped_pro	<a href="https://opencor">https://opencor</a>	stable	Mahesh Sukhdeo Palve	RISC	8	16	kintex-7-3	James swapp	1049	6			1	370	##	14.7	0.33	1.0	116.4	X	verilog	28	top	Y						20		16		2013	2017	<a href="https://github.com/freecores/instruction_list_pipelined_pro">https://github.com/freecores/instruction_list_pipelined_pro</a>	no ROM file, see top.v line 143					
A	1	nanoblaze	beta	Francois Cortath	picoBlaze	8	18	kintex-7-3	James Brakef	247	6			1	169	##	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	asm				256	2K	Y					2015	2015		nanoblaze compatible, adjustable data width				
	pacoblaze	<a href="http://www.bleyer.org">www.bleyer.org</a>	stable	Pablo Kocic	pacoblaze	8	18	spartan-3	Pablo Kocic	177	4			1	117	##	14.7	0.33	2.0	109.1	X	verilog	18	pacoblaze	Y	asm	N		256	2K	Y	57		2		2006	2006		3 versions, behavioral coding				
	sap	<a href="https://opencor">https://opencor</a>	stable	Ahmed Shahein	accum	8	8	kintex-7-3	James no LU	48	6				200	##	14.7	0.10	4.0	104.2	X	vhdl	15	mp_struct	Y	N	N	16	1K	Y	5				2012	2017	<a href="https://shirishkoirala">https://shirishkoirala</a>	Simple as Possible Computer from Mal	<a href="https://www.youtube.com/watch?v=prpyEFxZC">https://www.youtube.com/watch?v=prpyEFxZC</a>				
	picoBlaze	<a href="https://www.xill">https://www.xill</a>	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Brakef	317	6			2	195	##	14.7	0.33	2.0	101.6	X	vhdl	19	kc705_kc	Y	asm	N		256	2K	Y					2003	2003	<a href="https://en.wikipedia">https://en.wikipedia</a>	2 clocks/inst	this is the original picoBlaze author			
	qs5-rible	<a href="https://www.san">https://www.san</a>	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468	6				135	##	14.7	0.33	1.0	95.3	X	verilog	1	qs5_mix	Y		N		256	32K	Y					1998	1999		used in his class, also uses eP32				
	fgpa4_8bit_up	<a href="http://www.fpga">http://www.fpga</a>	stable	Van Loi Le	accum	8	8	kintex-7-3	James Brakef	258	6			1	200	##	14.7	0.33	3.0	85.3	X	vhdl	9	computer	me	N	N	96	12K	Y	10		2		2016	2016		book: LaMeres Intro	16 input & 16 output ports fill out 256 byte adr				
	risc8	<a href="https://web.arch">https://web.arch</a>	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Brakef	355	6				154	##	14.7	0.33	2.0	71.5	X	verilog	8	cpu	Y	yes	N	Y	256	2K	Y					1999	1999		excellent HTML doc	directory contains derivative design by another			
A	1	navre	stable	Sebastien Bourdeaudou	AVR	8	16	kintex-7-3	James Brakef	990	6				207	##	14.7	0.33	1.0	69.0	AILX	verilog	1	softsub_r	Y	yes	N		64K	64K	Y			32	2	2010	2013	<a href="https://www.milkyml">https://www.milkyml</a>	AVR clone, part of www.milkyml.org				
	uos	<a href="https://opencor">https://opencor</a>	mature	Daniel Roggen	accum	8	16	kintex-7-3	James Brakef	441	6				270	##	14.7	0.33	3.0	67.4	X	vhdl	14	cpu	Y						3	4		2014	2017		UoS Educational Processor	inspired by x86 ISA					
W	1	latticemicro8	stable	Lattice Semiconductor	RISC	8	18	LFE2	Lattice Brack	265	4			1	104	##	14.7	0.33	2.0	64.4	ILX	vhdl	10	isp8_core	Y	yes	N		256	4K	Y			32		2005	2010	<a href="https://en.wikipedia">https://en.wikipedia</a>	16 deep call stack, four configurations				
X	1	erp	stable	Shahzadjk	RISC	8	16	spartan-3-5	James Brakef	366	4	1		1	70	##	14.7	0.33	1.0	63.5	X	verilog	1	ERPverilo	Y						15		6		2004	2014		two report PDFs & one Verilog file					
A	1	ae18	beta	Shawn Tan	PIC18	8	16	aria-2	James Brakef	1084	A	1		207	##	q13.1	0.33	1.0	63.1	ILX	verilog	1	ae18_core	yes	N	Y	4K	1M	Y								2003	2009	<a href="https://hackaday.io/g">https://hackaday.io/g</a>	not 100% compatible	negative edge reset "clock"		
	e28	<a href="https://github.com">https://github.com</a>	beta	Howard Mao	accum	8	16	kintex-7-3	James replac	644	6			2	233	##	14.7	0.33	2.0	59.6	X	verilog	13	e28_cpu	Y		N		256	4K	Y					2014	2014	<a href="http://zhehaomaomao.com/">http://zhehaomaomao.com/</a>	not sure inferred RAM correct?				
A	1	light8080	stable	Jose Ruiz, Moti Litoche	8080	8	8	kintex-7-3	James Brakef	154	6				217	##	14.7	0.33	9.0	58.9	IX	verilog	5	i80soc	Y	yes	N	N	64K	64K	Y							2007	2015		targeted to area, includes UART, interr	older versions have both VHDL & Verilog	
A	1	copyblaze	stable	Abdallah Elibrahimi	picoBlaze	8	18	kintex-7-3	James missin	622	6				147	##	14.7	0.33	2.0	57.5	IX	vhdl	16	cp_copyb	Y	asm	N		256	2K	Y								2011	2016		wishbone extras	
A	1	minirisc	stable	Rudolf Usselmann	PIC16	8	14	spartan-3	Rudolf Usselr	460	4				80	##	14.7	0.33	1.0	57.4	X	verilog	7	risc_core	Y	yes	N	Y	256	4K	Y							2001	2012		PIC16 data sheets		
	tinyvliw8	<a href="https://opencor">https://opencor</a>	alpha	Oliver Stecklina	VLIW	8	32	kintex-7-3	James hacke	895	6				149	##	14.7	0.33	1.0	55.0	X	vhdl	19	sysarch	Y		N	Y	256	1K	Y							2013	2016		tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs	
A	1	avrtinyx61core	beta	Andreas Hilvarsson	AVR	8	16	kintex-7-3	James Brakef	1243	6				194	##	14.7	0.33	1.0	51.5	X	vhdl	1	mcu_core	yes	N		64K	128K	Y					32		2008	2009					
	babyrisc	<a href="http://www.san">http://www.san</a>	stable	John Ribble	RISC	8	16	kintex-7-3	James Brakef	468	6				141	##	14.7	0.33	2.0	49.7	X	verilog	1	qs5_mix	Y	yes	N		64K	64K	Y	15		8		1997	1999	<a href="http://www.sandpige">http://www.sandpige</a>	part of a three class course	memory rd/wt & ALU per clock			
	mcl65	<a href="http://www.mic">http://www.mic</a>	stable	Ted Fried	6502	8	8	kintex-7-3	James insert	326	6			2	196	##	14.7	0.33	4.0	49.6	X	verilog	1	mcl65	Y	yes	N	N	64K	64K	Y								2017	2017		6502 data sheets	microcoded, cycle exact
X		aizip/aizip_se	stable	Yamin Li, Wanming Chu	RISC	8	16	kintex-7-3	James Brakef	136	6				313	##	14.7	0.17	8.0	48.1	IX	vhdl	1	cpu	Y	asm	N	N	64K	64K	Y	16		4					1996	1998		used in Cornell EE475 course	MIPS/inst reduced due to few inst
A	1	cosmac	beta	Eric Smith	1802	8	8x	kintex-7-3	James inferre	598	6			17	87	##	14.7	0.33	1.0	48.0	X	vhdl	14	elf	Y	asm	N	N	64K	64K	Y	100		16		2009	2018		uses PIXIE graphics core	modified to use block RAM			
A	1	avr_hp	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James 2 slot	1554	6				223	##	14.7	0.33	1.0	47.4	X	vhdl	10	avr_core	pm	yes	N		64K	128K	Y			32				2010	2012		hyper pipelined (eg barrel) AVR		
A	1	ax8	stable	Daniel Wallner	AVR	8	16	spartan-6-3	James missin	1549	6			1	213	##	14.7	0.33	1.0	45.3	X	vhdl	14	A90S1200	yes	N		64K	128K	Y			32						2002	2010		both A90S1200 & A90S2313	inserted fake inst ROM
X	1	micro8a	beta	John Kent	accum	8	16	kintex-7	James Brakef	531	6				204	##	14.7	0.33	3.0	42.3	X	vhdl	11	Micro8	Y		N	2K	2K	Y									2002	2002	<a href="http://members.optu">http://members.optu</a>	derived from Tim Boscke's mcpu	also micro8 and micro8b variants
A	1	t65	stable	Daniel Wallner	6502	8	8x	kintex-7-3	James Brakef	575	6				291	##	14.7	0.33	4.0	41.7	IX	vhdl	7	T65	Y	yes	N	N	64K	64K	Y								2002	2010		6502 data sheets	
A	1	verilog_6502	stable	Arlot Ottens	6502	8	8	kintex-7-3	James Brakef	407	6				200	##	14.7	0.33	4.0	40.6	X	verilog	2	cpu	Y	yes	N	N	64K	64K	Y								2007	2011	<a href="http://ladybug.xs4all">http://ladybug.xs4all</a>	for Acorn Atom	
	parwan	<a href="https://opencor">https://opencor</a>	stable	Zainalabedin Navabi	accum	8	8	kintex-7-3	James Brakef	161	6				76	##	14.7	0.33	4.0	38.8	X	vhdl	2	parwan	Y	yes	N	N	4K	4K	Y								1995	1997		2nd uP in directory	from VHDL: Analysis and Modeling of 1AKA cpu8, both vhdl & verilog versions
	xmega_core	<a href="https://opencor">https://opencor</a>	beta	Gheorghiu Iulian	AVR	8	16	kintex-7-3	James Brakef	1116	6				120	##	14.7	0.33	1.0	35.6	X	verilog	34	mega_col	Y	yes	N		64K														

#	author	status	primary link	status	author	style/clone	data size	inst size	FPGA	reporter	comment	LUTs ALUT	LUTs	mults	blk ram	F max	date	tool ver	MIPS /inst	clk/inst	KIPS /LUT	ven dor	src code	# src files	top file	doc	tool chain	ftg pt	Hay	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments				
A 1	atmega8_pong	stable	<a href="https://fr.wikiv">https://fr.wikiv</a>	stable	Andreas Voggeneder	AVR	8	16	spartan-3-5	James Brak	clock	2767	4	1	10	53	##	14.7	0.33	1.0	6.3	X	Y	vhdl	37	avr_fpga	Y	yes	N	64K	64K	Y	17		4	2017	2017		several projects using avr core	uses Sauermann core					
	t51	stable	<a href="https://opencor">https://opencor</a>	stable	Andreas Voggeneder	AVR	8	8x	kintex-7-3	James Brak	clock	1942	6	1	147	##	##	14.7	0.33	4.0	6.2	IX	Y	vhdl	17	T8032	Y	yes	N	64K	64K	Y				2002	2010	<a href="#">8032 data sheets</a>	8052 & 8032	8032 SoC					
	atmega8_pong	stable	<a href="https://fr.wikiv">https://fr.wikiv</a>	stable		AVR	8	16	spartan-3-5	James Brak	clock	2898	4	1	11	53	##	14.7	0.33	1.0	6.0	X	Y	vhdl	37	pacman	Y	yes	N	64K	64K	Y	17		4	2017	2017		several projects using avr core	uses Sauermann atmega16 core					
	fpga-64	stable	<a href="http://www.syn">http://www.syn</a>	beta	Peter Wendrich	6502	8	8	kintex-7-3	James Brak	clock	2210	6	2	156	##	##	14.7	0.33	4.0	5.8	X	Y	vhdl	76	fpga64_c	Y	yes	N	64K	64K	Y		26	2005	2008		Rendition of Commodore 64	altera top level schematic						
A 1	turbo8051	stable	<a href="https://opencor">https://opencor</a>	stable	Dinesh Annayya	8051	8	8x	kintex-7-3	James Brak	clock	1985	6	1	127	##	##	14.7	0.33	4.0	5.3	IX	Y	verilog	24	oc8051_t	Y	yes	N	64K	64K	Y				2011	2016		8051 data sheets	includes peripherals					
A 1	ep8080	beta	<a href="https://github.c">https://github.c</a>	beta	C.H. Ting	8080	8	8x	kintex-7-3	James Brak	clock	1276	6	1	184	##	##	14.7	0.33	9.0	5.3	X	Y	vhdl	4	ep80.vhd	Y	yes	N	64K	64K	Y				2002	2016		8080 data sheets	initialized Lattice memory blocks	work related to eP16				
W 1	8051	stable	<a href="https://opencor">https://opencor</a>	alpha	Simon Teran, Jakas	8051	8	8x	kintex-7-3	James Brak	tunred	1744	6	1	111	##	##	14.7	0.33	4.0	5.3	ILX	Y	verilog	32	oc8051_t	Y	yes	N	64K	64K	Y				2001	2016								
B 1	mycpu	stable	<a href="http://www.myc">http://www.myc</a>	alpha	Dennis Kuschel	accum	8	8	kintex-7-3	James Brak	clock	3428	6	1	155	##	##	14.7	0.33	3.0	5.0	X	Y	vhdl	28	cpu_top	Y	yes	N	64M	64M	Y				2010							originally in TTL	micro-coded	
W 1	cast_8051	proprietary	<a href="http://www.cast">http://www.cast</a>	proprietary	CAST Inc	8051	8	8	virtex-6	CAST	820 sll	1800	6	2	81	##	##	12.1	0.33	3.0	5.0	X	Y	proprietary			Y	yes	N	64K	64K	Y		32				<a href="http://www.cast-inc">http://www.cast-inc</a>	Cast has up related IP	several versions, FPGA kits					
A 1	hc11core	stable	<a href="http://www.gm">http://www.gm</a>	stable	Green Mountain Comp	68HC11	8	8x	kintex-7-3	James Brak	clock	2190	6	1	127	##	##	14.7	0.33	4.0	4.8	X	Y	vhdl	1	hc11rtl	Y	yes	N	64K	64K	Y	53	8	2	2000				<a href="#">6811 data sheets</a>	restricted use license, with corrections				
	oms8051mini	alpha	<a href="https://opencor">https://opencor</a>	alpha	Simon Teran, Dinesh A	8051	8	8	kintex-7-3	James Brak	clock	1991	6	1	32	133	##	##	14.7	0.33	5.0	4.4	X	Y	verilog	66	digital_co	Y	yes	N	64K	64K	Y				2000	2018							
A 1	df6805	proprietary	<a href="www.hitechglob">www.hitechglob</a>	proprietary	Hitech Global	6805	8	8x	stratix-1	Hitech Global		1690	4		83							4.1	X	proprietary			Y	yes	N	64K	64K	Y													
A 1	soc280	stable	<a href="http://sowerbutts">http://sowerbutts</a>	stable	Will Sowerbutts	280	8	8x	spartan-6-3	James Brak	clock	2568	6	15	93	##	##	14.7	0.33	3.0	4.0	X	Y	vhdl	25	top_level	Y	yes	N	64K	64K	Y				2013	2014								
B 1	system6801	stable	<a href="https://opencor">https://opencor</a>	stable	Michael L. Hasenfratz	6801	8	8x	cyclone-3	James Brak	clock	1507	4	3	73	##	##	14.7	0.33	4.0	4.0	I	Y	vhdl	15	wb_cyclo	Y	yes	N	64K	64K	Y				2003	2009	<a href="http://members.optu">http://members.optu</a>	based on John Kent's 6801	tested on Apex20K, Cyclone & Stratix boards					
A 1	68hc08	stable	<a href="https://opencor">https://opencor</a>	stable	Ulrich Riedel	6808	8	8x	kintex-7-3	James Brak	clock	2290	6		101	##	##	14.7	0.33	4.0	3.6	X	Y	vhdl	1	x68ur08	Y	yes	N	64K	64K	Y				2007	2009								
B 1	lattice6502	beta	<a href="https://opencor">https://opencor</a>	beta	Ian Chapman	6502	8	8x	kintex-7-3	James Brak	clock	4942	6		214	##	##	14.7	0.33	4.0	3.6	X	Y	vhdl	3	ghdl_prod	Y	yes	N	64K	64K	Y				2010	2010								
A 1	z80soc	stable	<a href="https://opencor">https://opencor</a>	stable	Ronivon Costa	280	8	8	spartan-3e	James Brak	clock	2474	4	2	19	78	##	##	14.7	0.33	3.0	3.4	IX	Y	vhdl	19	top_s3e	Y	yes	N	64K	64K	Y				2008	2016							
	i8051	stable	<a href="https://opencor">https://opencor</a>	stable	Tony Givargis	8051	8	8	kintex-7-3	James Brak	clock	2690	6	1	105	##	##	14.7	0.33	4.0	3.2	X	Y	vhdl	9	i8051_all	Y	yes	N	64K	64K	Y				1999	1999								
A 1	a-z80	stable	<a href="https://opencor">https://opencor</a>	stable	Goran Devic	280	8	8	cyclone-2	Goran Devic	clock	2084	4		20	##	##	q11.1	0.33	1.0	3.1	IX	Y	verilog	24	z80_top	Y	yes	N	64K	64K	Y				2014	2018								
A 1	cpu86	stable	<a href="http://www.ht-l">http://www.ht-l</a>	beta	Hans Tiggele	x86	8	8x	kintex-7-3	James Brak	clock	3421	6	1	127	##	##	14.7	0.17	2.0	3.1	X	Y	vhdl	23	cpu86_top	Y	yes	N	1M	1M	Y				2002	2010								
A 1	mc8051	stable	<a href="http://www.ore">http://www.ore</a>	beta	Helmut Mayrhofer	8051	8	8x	kintex-7-3	James Brak	clock	3022	6	1	83	##	##	14.7	0.33	4.0	2.3	X	Y	vhdl	49	mc8051cd	Y	yes	N	256	64K	Y				1999	2013	<a href="http://www.oreganosystem">www.oreganosystem</a>	fast 8051, version available with floating-point by David Lundgren						
X 1	altium/TSK80x	proprietary	<a href="http://techdocs">http://techdocs</a>	proprietary	Altium	280	8	8x	spartan-3-5	Altium		2558	4		50							2.2	AILX	proprietary			Y	yes	N	64K	64K	Y				2004	2017	<a href="#">CR0140.pdf</a> , <a href="#">CR0117.pdf</a>	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz					
A 1	hd63701	planning	<a href="https://opencor">https://opencor</a>	planning	Tsuyoshi Hasegawa	6801	8	8x	spartan-6-3	James Brak	clock	1412	6	1	3	31	##	##	14.7	0.33	4.0	1.8	X	Y	verilog	6	HD63701	Y	yes	N	64K	64K	Y				2014								
A 1	system68	stable	<a href="https://opencor">https://opencor</a>	stable	John Kent, David Burne	6801	8	8x	spartan-3-5	James Brak	clock	2235	4	4	46	##	##	14.7	0.33	4.0	1.7	X	Y	vhdl	21	cpu68	Y	yes	N	64K	64K	Y				2003	2009	<a href="http://members.optushome.com.au/jekent/">http://members.optushome.com.au/jekent/</a>	Used in Atari game console, 6801 clone?						
X 1	altium/TSK51A	proprietary	<a href="http://techdocs">http://techdocs</a>	proprietary	Altium	8051	8	8x	spartan-3-5	Altium		1890	4	1	50							1.5	AILX	proprietary			Y	yes	N	64K	64K	Y				2004	2017	<a href="#">CR0140.pdf</a> , <a href="#">CR0115.pdf</a>	frozen, asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz					
A 1	rtf6809	alpha	<a href="https://github.c">https://github.c</a>	alpha	Robert Finch	6809	8	8	kintex-7-3	James Brak	clock	7506	6	1	2	106	##	##	14.7	0.33	4.0	1.2	X	Y	verilog	4	rtf6809	Y	yes	N	4G	4G	Y				2012	2015	<a href="http://www.finitron.c">http://www.finitron.c</a>	6809 with 32-bit "FAR" addressing	probably for simulation?				
A 1	cpu65c02_true	stable	<a href="https://opencor">https://opencor</a>	stable	Jens Gutschmidt	6502	8	8x	spartan-6-3	James Brak	clock	4794	6		47	##	##	14.7	0.33	4.0	0.8	X	Y	vhdl	8	core	Y	yes	N	64K	64K	Y				2008	2013								
	pop11-40	stable	<a href="http://www.ip-arch">http://www.ip-arch</a>	stable	Naohiko Shimizu	PDP11	8	16x	ep1K	Naohiko Shimizu		2687	4		20	##	##							NSL	17	top	Y	yes	N	64K	64K	Y				2009		<a href="http://www.ip-arch.jp/index">www.ip-arch.jp/index</a>	Boots UNIX	various papers, no verilog or vhdl					
	dp8051	proprietary	<a href="https://www.digipulserain">https://www.digipulserain</a>	proprietary	Digital Core Design	8051	8	8															ILX	proprietary			Y	yes	N																
	pulserain	stable	<a href="https://www.pulserain">https://www.pulserain</a>	stable	PulseRain Tech LLC	8051	8	8															system verilog																						
W 1	lem4_9ptr	beta	<a href="https://opencor">https://opencor</a>	beta	James Brakefield	accum	4	9	kintex-7-3	James Brakefield	1 stag	151	6	1	151	##	##	14.5	0.24	1.0	240.0	IX	Y	vhdl	2	lem1_9pt	Y	yes	N	Y	512	2K	N	24		1	2016								
W 1	lem4_9	beta	<a href="https://opencor">https://opencor</a>	beta	James Brakefield	accum	4	9	kintex-7-3	James Brakefield	1 stag	144	6	1	195	##	##	14.5	0.16	1.0	216.7	IX	Y	vhdl	2	lem1_9	Y	yes	N	Y	32	2K	N	24		1	2016								
W 1	jane_nn	stable	<a href="https://opencor">https://opencor</a>	stable	Suresh Devanathan	RISC	4	8	kintex-7-3	James Brak	clock	723	6		178	##	##	14.7	0.33	1.0	81.4	X	Y	vhdl	3	Processor	Y	yes	N				27	16	2002										
A 1	mcs-4	alpha	<a href="https://opencor">https://opencor</a>	alpha	Reece Pollack	4004	4	4	kintex-7-3	James Brak	clock	228	6		376	##	##	14.7	0.16	4.0	66.0	X	Y	verilog																					

