



uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT?	mults	blk ram	F max	rate	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	flt pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments								
pdp8verilog	<a href="http://www.heeltoe.co.uk">www.heeltoe.co.uk</a>	stable	Brad Parker	PDP8	12	12	kintex-7-3	James Brakef	505	6				366	###	14.7	0.50	2.0	181.3	X		verilog	18	pdp8	Y	yes	N	N	32K	32K				8		2005	2010	PDP8 data sheets	boots & runs TSS/8 & Basic								
bjx1	<a href="https://github.com">https://github.com</a>	alpha	Brendan Bohannon	RISC	32	16	kintex-7-3	James Brakef	505	6				167	###	14.7	1.00	1.5	23.3	X		verilog	34	exunit	Y	yes	N	N	4G	4G		9	16		2017	2018		128-bit memory path	based on SH-4, work suspended								
btsr1arch	<a href="https://github.com">https://github.com</a>	alpha	Brendan Bohannon	CISC	32	16	kintex-7-3	James Brakef	4762	6		10		167	###	14.7	1.00	1.5	23.3	X		verilog	11	bsrexunit	Y	yes	N	N	64K	64K	Y	64	32		2018	2018		is BTSR1, msp430 like, fltg-pt defined	3 data sizes, no (R++) or (--) modes								
btsr1arch	<a href="https://github.com">https://github.com</a>	alpha	Brendan Bohannon	CISC	64	16									###	14.7				X		verilog	4	bjx2	Y	yes	N	N	256T	256T	Y	64	32		2018	2019		64-bit regs, 16x inst, 48-bit VM	BJX2 is superset of BTSR1, 4 data sizes								
wb_z80	<a href="https://opencores.org">https://opencores.org</a>	stable	Brewster Porcella	Z80	8	8	kintex-7-3	James Brakef	2025	6				144	###	14.7	0.33	3.0	7.8	X		verilog	4	z80_core	Y	yes	N	N	64K	64K	Y				2004	2012		z80 data sheets	derived from Guy Hutchinson TV80	Wishbone High Performance Z80							
classic_HP_cal	<a href="https://github.com">https://github.com</a>	stable	Brian Nemetz	accum	56	10	kintex-7-3	James Brakef	1750	6		3		233	###	14.7	0.17	10.0	2.2	X		vhdl	15	classichp	Y	yes	N	N	30	4K	N	40	7		2012			processor & ROMs for HP-55, 45 & 35	includes LED display driver & UART, for Papilio								
pancake	<a href="https://people.ece.cornell.edu">https://people.ece.cornell.edu</a>	stable	Bruce Land	stack	16	5	kintex-7-3	James Brakef	441	6	1	1		128	###	14.7	0.67	1.0	194.8	X		verilog	7	de2_minicpu	Y	yes	N	N	4K	4K		31			2010	2014	<a href="http://www.cs.cornell.edu">http://www.cs.cornell.edu</a>	The Pancake Stack Machine derived from Cornell ECE576									
up3	<a href="https://people.ece.cornell.edu">https://people.ece.cornell.edu</a>	stable	Bruce Land	accum			cyclone-2	Bruce Land	186	4		1			###	14.7						verilog	1	de2_top															basic core is scomp, used by up3 & de2_top								
kraken16	<a href="https://people.ece.cornell.edu">https://people.ece.cornell.edu</a>	stable	Bruce R. Land	RISC	18	18	kintex-7-3	James Brakef	281	6		1		278	###	14.7	0.67	1.0	662.3	X		verilog	1	DE2_TOPX	Y	asm	N	N	256	256	N	22	16														
stack_machine	<a href="http://people.ece.cornell.edu">http://people.ece.cornell.edu</a>	stable	Bruce R. Land	forth	16	5	cyclone10	James Brakef	5101	4	6	29		66	###	14.7	0.67	0.3	25.9	X		verilog	9	VGA_sram	Y	asm	N	N	64K	4K	N							2009	2011	<a href="https://people.ece.cornell.edu">https://people.ece.cornell.edu</a>	(3) uP cores, Cornell course material	VGA output, uses Nakano's tiny_cpu					
p16b		beta	C. H. Ting	forth	16	5	kintex-7-3	James Brakef	367	6				355	###	14.7	0.67	1.0	648.1	X		vhdl	1	cpu16	Y	asm	N	N	64K	64K		28									part of eForth?	data width can be expanded					
p24e		beta	C. H. Ting	forth	24	6	spartan-3	James Brakef	1175	4		16		51	###	14.7	0.83	1.0	36.0	X		vhdl	1	p24c	Y	asm	N	N	2K	2K		28										part of eForth?	data width can be expanded				
cpu16	<a href="http://www.ultracpu.com">http://www.ultracpu.com</a>	stable	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	347	6				364	###	14.7	0.67	1.0	702.1	X		vhdl	1	cpu16			N	N	64K	64K	N	28						2000	2000		P16 in VHDL	CPU24.vhd with width=16					
ep16	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	forth	16	5	kintex-7-3	James Brakef	837	6				254	###	14.7	0.67	1.0	203.6	X		vhdl	5	ep16.vhd	Y	yes	N	N	32K	32K	N	32						2005	2012		PDF files	initialized Lattice memory blocks	5-bit instructions				
ep24		stable	C.H. Ting	forth	24	6	kintex-7-3	James Brakef	1020	6		3		167	###	14.7	0.83	1.0	135.6	X		vhdl	1	ep24	Y	asm	N	N	4K			27											room for 37 additional op-codes	removing stack clear: 503 LUT6 & 143MHz			
ep32	<a href="https://www.analog.com">https://www.analog.com</a>	proprietary	C.H. Ting	forth	32	6	XP2	C.H. Ting	3368	4					###	14.7	1.00	1.0				proprietary																									
ep8080	<a href="https://github.com">https://github.com</a>	beta	C.H. Ting	8080	8	8	kintex-7-3	James Brakef	1276	6				184	###	14.7	0.33	9.0	5.3	X		vhdl	4	ep8080.vhd	Y	yes	N	N	64K	64K	Y																
bytemachine	<a href="https://github.com">https://github.com</a>	mature	cOppendragon	forth	8	8	kintex-7-3	James Brakef	319	6		1		250	###	14.7	0.33	2.0	129.3	IX		vhdl	7	bytemach	Y	asm	N	N	4K	Y	30																
32-bit_MIPS		errors	Cairo University	MIPS	32		kintex-7-3	James Brakef	runs out of mem	6	1				###	14.7	1.00	1.0				vhdl	18	mips_mod	Y	yes	N	N	4G	4G	Y																
chip8	<a href="https://bitbucket.org">https://bitbucket.org</a>	errors	Carsten Elton Sørensen	RISC	8	8	kintex-7-3	James Brakef	missing modules						###	14.7						verilog	28	chip8	Y	yes	N	N																			
cast_8051	<a href="http://www.cast-1.com">http://www.cast-1.com</a>	proprietary	CAST Inc	RISC	8	8	virtex-6	JAMES BRAKEF	1800	6		2		81	###	12.1	0.33	3.0	5.0	X		proprietary			Y	yes	N	N	64K	64K	Y																
cast_ba22	<a href="http://www.cast-1.com">http://www.cast-1.com</a>	proprietary	CAST Inc	RISC	32	16	spartan-6	CAST Inc	1800	6		32		72	###	14.7	1.00	1.0	40.0	X		proprietary			Y	yes	N	N	4G	4G																	
z3	<a href="https://github.com">https://github.com</a>	stable	Charles Cole	CISC	8	8	arria-2	James Brakef	3495	A				141	###	14.7	0.33	3.0	4.4	I		verilog	3	boss	Y	yes	N	N	128K	128K																	
octavo	<a href="http://opacpu.com">http://opacpu.com</a>	beta	Charles LaForest	reg	16	16	stratix-4	Charles LaForest	500	A	1			550	###	14.7	0.67	1.0	737.0	I		verilog	18	Octavo	Y	asm	N	N				14	16	10													
riscv_vexriscv	<a href="https://github.com">https://github.com</a>	beta	Charles Papon	risc-v	32	32	artix-7	Charles Papon	481	6				346	###	14.7	0.52	1.0	374.1	X		scala		smallest	Y	yes	N	N	4M	4M	Y																
riscv_vexriscv	<a href="https://github.com">https://github.com</a>	scala	Charles Papon	risc-v	32	32	artix-7-3	Charles Papon	1399	6				295	###	14.7	1.00	1.0	210.9	X	Y	scala		full no cache	Y	yes	N	N	4G	4G	Y																
dlx_palmero	<a href="https://github.com">https://github.com</a>	ASIC	Christian Palmiero	DLX	32	32	kintex-7-3	James Brakef	design heirarchy						###	14.7	1.00	1.0				vhdl	41	a-dlx	Y	yes	N	N	4G	4G																	
cray1	<a href="http://www.chrisfenton.com">www.chrisfenton.com</a>	alpha	Christopher Fenton	cray1	64	16	kintex-7-3	James Brakef	13463	6	19	10		127	###	14.7	6.00	1.0	56.6	X		verilog	46	cray_sys_1	Y	yes	Y	N	4M	4M	N	128	536														
non-von-1	<a href="http://www.chrisfenton.com">http://www.chrisfenton.com</a>	stable	Christopher Fenton	accum	8	8	kintex-7-3	James Brakef	230	6				556	###	14.7	0.33	1.0	797.1			verilog	1	nonvontop	Y	yes	N	N	64	Y	30																
f18a	<a href="http://www.greiner.com">http://www.greiner.com</a>	asic	Chuck Moore	forth																		proprietary			Y	yes																					
nc4016	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	asic	Chuck Moore	forth	16																	proprietary			Y	yes																					
a_tiny_up	<a href="https://www.wikicircuits.com">https://www.wikicircuits.com</a>	errors	Chuck Thacker	RISC	32	32	arria-5	James Brakef	errors	A					###	14.7	0.67	1.0				verilog	1	TinyComp	Y	asm	N	Y	1K	1K	N	13	128														
td4	<a href="https://github.com">https://github.com</a>	stable	cleio_e	accum	8	8	spartan-3	James Brakef	102					200	###	14.7	0.20	1.0	392.2	X		verilog	5	td4_top	Y	yes	N	N	16	Y																	
tipli_cpu		stable	Cleio Juffo	RISC	16	16	kintex-7-3	James Brakef	636	6				455	###	14.7	0.67	4.0	119.7	X		verilog	24	cpu	Y	yes	N	Y	64K	64K	Y	16															
bfcpu	<a href="http://www.cliffordwolf.com">http://www.cliffordwolf.com</a>	stable	Clifford Wolf	Turing	8	3	kintex-7-3	James Brakef	422	6				345	###	14.7	0.01	4.0	2.0	X	B		vhdl	4	cw6671	Y	yes	N	N	64K	64K	Y	8														
riscv_picov32	<a href="https://github.com">https://github.com</a>	beta	Clifford Wolf	risc-v	32	32	kintex-U-3	Clifford Wolf	725	6				769	###	14.7	1.00	4.0	265.2	X		verilog	1	picov32	Y	yes	N																				

uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	flt pt	to Hw	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments	
odess p16	<a href="https://opencores.org/viewsvn/odess-p16">https://opencores.org/viewsvn/odess-p16</a>	stable	Dmytro Senyakin	RISC	128	16	stratix-5	Dmytro Senyakin	148078	6	A	72	122	184	###	q17.1	4.00	0.3	19.9	I	system v	27	CoreQuad p16	Y	asm	Y	Y	4G	4G					16		2017	2017	<a href="https://opencores.org/viewsvn/odess-p16">https://opencores.org/viewsvn/odess-p16</a>	Altera proj, Multicore, P&R results at	37-bit adr, quad issue, caches, 32-64-128 flt-gp	
pavr	<a href="https://opencores.org/viewsvn/pavr">https://opencores.org/viewsvn/pavr</a>	alpha	Doru Cuturela	AVR	8	16	kintex-7-3	James Brakef	2630	6			1	132	###	14.7	0.33	1.0	16.5	X	vhdl	18	pavr_cont	Y	yes	N	Y	4K	4M	Y	72		32	6	2003	2009		superset of AVR			
mips_16	<a href="https://opencores.org/viewsvn/mips-16">https://opencores.org/viewsvn/mips-16</a>	stable	Doyya Doyya	RISC	16	16	kintex-7-3	James Brakef	collapsed in core	6					###	14.7	1.00	1.0			verilog	12	mips_16	Y	asm	N	Y	64K	64K		13		8	5	2012	2013		Educational 16-bit MIPS Processor			
ejrh_cpu	<a href="https://github.com/edwardjrh/cpu">https://github.com/edwardjrh/cpu</a>	stable	Edmund Horner	RISC	16	16	kintex-7-3	James Brakef	928	6		1	2	196	###	14.7	0.67	1.0	141.6	X	verilog	17	machine	Y	asm	N							16		2015	2015		see web archive for doc			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	1800	6	A			200		###	1.50	1.0	166.7	IX	verilog		eSi-3200	Y	yes	Y	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-3200	32	16	stratix-4	ensilica	2200	6	A			200		###	2.00	1.0	181.8	IX	verilog		eSi-3200	Y	yes	Y	4G	4G	Y	104	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica	1100	6	A			160		###	1.00	1.0	145.5	IX	verilog		eSi-1600	Y	yes	Y	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
ensilica	<a href="http://www.ensilica.com">http://www.ensilica.com</a>	proprietary	ensilica.com	eSi-1600	16	16	virtex-5	ensilica	1100	6	A			160		###	1.00	1.0	145.5	IX	verilog		eSi-1650	Y	yes	Y	64K	64K	Y	92	10	16	5	2001	2016		verilog source included with license	room for 90 user inst, also as ASIC			
eric5	<a href="http://www.eric5.com">http://www.eric5.com</a>	proprietary	entner-electronics.com	forth	9	8	cyclone-4E	enter-electro	110	4	opt			60		###	0.42	1.0	229.1	I	proprietary												3-4		2007			25 MIPS: ERIC5x, ERIC5Q			
lc-2	<a href="http://www.cs.cmu.edu/~mc/16-725/lectures/lc-2">http://www.cs.cmu.edu/~mc/16-725/lectures/lc-2</a>	mature	Eric Frohnhoefer	CISC	16	16	kintex-7-3	James Brakef	gate level prim	6				###	14.7	0.67	2.0			vhdl	13	lc2_all	Y	yes	N	Y	64K	64K	N	16		8		2002	2002	<a href="https://en.wikipedia.org/wiki/LC-2">https://en.wikipedia.org/wiki/LC-2</a>	from book: 978-0072467505 by Patt &	educational, compiled via Synopsys			
riscv_taiga	<a href="https://github.com/riscv-taiga">https://github.com/riscv-taiga</a>	stable	Eric Matthews	risc-v	32	32	zynq		1551	6			1	123	###	1.00	1.0	79.3	X	system v	46		Y	yes	N	Y	4G	4G	Y			32		2017			TAIGA: A new RISC-V soft-processor f	33% smaller & 39% faster than LEON3			
cosmac	<a href="https://github.com/cosmac">https://github.com/cosmac</a>	beta	Eric Smith	RISC	1802	8	8	kintex-7-3	James Brakef	598	6		17	87	###	14.7	0.33	1.0	48.0	X	X	vhdl	14	elf	Y	asm	N	N	64K	64K	Y	100		16		2009	2018		uses PIXIE graphics core	modified to use block RAM	
cosmac	<a href="https://github.com/cosmac">https://github.com/cosmac</a>	beta	Eric Smith	RISC	1802	8	8	kintex-7-3	James Brakef	244	6			270	###	14.7	0.33	1.0	365.5	X	vhdl	1	cosmac	Y	asm	N	N	64K	64K	Y	100		16		2009	2018		AKA COSMAC ELF of 1976	Fmax is for bare core, runs CamelForth		
hive	<a href="https://opencores.org/viewsvn/hive">https://opencores.org/viewsvn/hive</a>	stable	Eric Wallin	stack	32	16	arria-2	James Brakef	1420	6	A	8	24	283	###	q13.1	1.00	1.0	199.4	ILX	verilog		hive_core	Y	asm	N	N	64K	64K	N	40		10	8	2013	2015		4 symetrical stacks, eight threads via pipeline barrel			
ep994a	<a href="https://github.com/ep994a">https://github.com/ep994a</a>	stable	Erik Plehl	RISC	9900	16	16	kintex-7-3	James Brakef	1340	6		5	286	###	14.7	0.83	3.0	59.0	X	vhdl	10	ep994a	Y	yes	N	N	64K	64K	Y			16		2016	2018	<a href="https://hackaday.com/2016/09/27/ep994a-emulation/">https://hackaday.com/2016/09/27/ep994a-emulation/</a>	TI 990 emulation	also tms9902 (uart) core by Paul Urbanus?		
pic-16c5x	<a href="https://tams-wv.com/pic-16c5x">https://tams-wv.com/pic-16c5x</a>	errors	Ernesto Romani	PIC16	8	12	kintex-7-3	James Brakef	std library prot	6				###	14.7	0.33	2.0			vhdl	16	pic_core	Y	yes	N	Y	256	4K	Y						1998	2002		based on magic-16	computer & computer2 null dsngs: no outputs as part of thesis?		
dme	<a href="https://github.com/dme">https://github.com/dme</a>	stable	ErwinM	RISC	16	16	kintex-7-3	James Brakef	1755	6				53	###	14.7	0.67	1.0	20.4	X	verilog	49	cpu	Y	yes	N	Y	64K	64K	Y	40		8		2016	2017		now produce ESP8266 & ESP32			
riscff	<a href="https://github.com/riscff">https://github.com/riscff</a>	proprietary	Expressif	RISC	16	16				6						###	14.7	0.11	3.0	27.7	X	verilog	12	natalius_p	Y	asm	N	Y	256	2K	Y	29		8		2012	2012		return stack & register file	3 clocks/inst	
natalius_8bit	<a href="https://opencores.org/viewsvn/natalius-8bit">https://opencores.org/viewsvn/natalius-8bit</a>	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakef	232	6	A		1	175	###	14.7	0.11	3.0	27.7	X	verilog	12	natalius_p	Y	asm	N	Y	256	2K	Y	29		8		2012	2012		return stack & register file	3 clocks/inst		
ahmes	<a href="https://github.com/ahmes">https://github.com/ahmes</a>	stable	Fabio Pereira	accum	8	8	kintex-7-3	James Brakef	186	6				476	###	14.7	0.33	3.0	281.6	X	B	vhdl	3	ahmes	Y	asm	N	N	256	256	Y	15	1			2016	2017	<a href="http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu/">http://embeddedsystems.io/ahmes-a-simple-8-bit-cpu/</a>	bare CPU with no RAM		
fpz8	<a href="https://opencores.org/viewsvn/fpz8">https://opencores.org/viewsvn/fpz8</a>	stable	Fabio Pereira	Z8	8	8	cyclone-4	James Brakef	5184	4	A	1	16	###	14.7	0.33	4.0			I	vhdl	4	fpz8_cpu	Y	yes	N	Y	2K	16K	Y						2016	2016		Zilog Z8 encore (eZ8) 8-bit core	Altera megafunctions (mem)	
s1_core	<a href="https://opencores.org/viewsvn/s1-core">https://opencores.org/viewsvn/s1-core</a>	stable	Fabrizio Fazzino etal	SPARC	64	32	kintex-7-3	James Brakef	52845	6	A	8	59	56	###	v14.1	2.00	1.0	2.1	IX	verilog	136	s1_top	Y	yes	Y	N	4G	4G	Y			32		2007	2012	<a href="https://en.wikipedia.org/wiki/Sparc1">https://en.wikipedia.org/wiki/Sparc1</a>	reduced version of OpenSPARC T1	Vivado run		
m1_core	<a href="https://opencores.org/viewsvn/m1-core">https://opencores.org/viewsvn/m1-core</a>	beta	Fabrizio Fazzino, Albert	MIPS?	32	32	arria-2	James Brakef	2101	6	A			190	###	q13.1	1.00	1.0	90.6	IX	verilog	9	m1_core	Y	asm	N	N	4G	4G	Y			32		2007	2012		GCC target?			
spartanMC	<a href="http://www.spartanmc.com">http://www.spartanmc.com</a>	stable	Falk Hassler	RISC	18	18	kintex-7-3	James Brakef	853	6	A	1	2	120	###	14.7	0.67	1.0	94.6	X	Y	verilog	38	spartanmc	Y	asm	N	N	64K	64K	Y						2012	2014		SPARC like register windows	
urisc	<a href="https://github.com/urisc">https://github.com/urisc</a>	errors	Farhad Mavaddat	RISC	16	16	kintex-7-3	James Brakef	missing module	6				###	14.7	0.67	4.0			vhdl	31	urisc	Y	asm	N	N	64K	64K	N	1					1987	2012	<a href="https://cs.uwaterloo.ca/~farhad/urisc/">https://cs.uwaterloo.ca/~farhad/urisc/</a>	Ultimate Reduced Inst Set Computer Un. Of Waterloo			
diogenes	<a href="https://opencores.org/viewsvn/diogenes">https://opencores.org/viewsvn/diogenes</a>	beta	Felknhifer	RISC	16	16	kintex-7-3	James Brakef	807	6	A		1	297	###	14.7	0.67	1.0	246.3	X	vhdl	11	cpu	Y	asm	N	N	1K							2008	2009		"student RISC system"			
mc6809e	<a href="https://github.com/mc6809e">https://github.com/mc6809e</a>	beta	Flint Weller	RISC	6809	8	8	kintex-7-3	James Brakef	gate level prim	6			###	14.7	0.33	3.0			vhdl	26	core_6809	Y	yes	N	N	64K	64K	Y						1999		<a href="https://www.linke.com.au/projects/mc6809e/">https://www.linke.com.au/projects/mc6809e/</a>	course work, ASIC orientation			
nanoblaze	<a href="https://opencores.org/viewsvn/nanoblaze">https://opencores.org/viewsvn/nanoblaze</a>	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Brakef	247	6	A	1	169	###	14.7	0.33	2.0	113.2	X	vhdl	12	nanoblaze	asm				256	2K	Y						2015	2015		nanoBlaze compatible, adjustable data width			
nanoblaze	<a href="https://opencores.org/viewsvn/nanoblaze">https://opencores.org/viewsvn/nanoblaze</a>	beta	Francois Corthay	picoBlaze	8	18	kintex-7-3	James Brakef	punctuation	6	A			###	14.7	0.33	2.0			X	vhdl	12	nanoblaze	asm			256	2K	Y						2015	2015		nanoBlaze compatible, adjustable data width			
minimig	<a href="https://code.google.com/p/minimig/">https://code.google.com/p/minimig/</a>	stable	Frederic Requin	68000	32	16	stratix-2	Fred	speed 1900	4	A	4	180	###	1.00	6.0	15.8	I		verilog	1	j68	Y	yes	N	Y	4G	4G	Y			16		2009	2014		for use with Minimig	micro-coded on stack machine			
t6507lp	<a href="https://opencores.org/viewsvn/t6507lp">https://opencores.org/viewsvn/t6507lp</a>	beta	Gabriel Oshiro, Samue	RISC	6502	8	8	spartan-6-3	James Brakef	errors	6			###	14.7	0.67	4.0			verilog	22	t6507lp	Y	yes	N	N	64K	64K	Y						2009	2010		6502 data sheets	for use in ATARI 2600		
or1200_soc	<a href="https://opencores.org/viewsvn/or1200_soc">https://opencores.org/viewsvn/or1200_soc</a>	beta	gaz	OpenRISC	32	32	cyclone-2	James Brakef	missing files	4				###	q11.1	0.67	2.0			Y	verilog	39	top	Y	yes	Y	M	4G	4G	Y			32		2011		<a href="https://openrisc.id.au/">https://openrisc.id.au/</a>	OpenRISC on Terasic DE1 board			
ignite_ptsc	<a href="https://github.com/ignite-ptsc">https://github.com/ignite-ptsc</a>	asic	George Shaw	forth	32	8				6				###	14.7	1.00	1.0				proprietary					N	4G	4G							1995	2002		ShBoom clone, fast ASIC with high cost	PTSC web site had full documentation		
myforthproces	<a href="https://opencores.org/viewsvn/myforthproces">https://opencores.org/viewsvn/myforthproces</a>	stable	Gerhard Hohner	forth	32	8	SP-kintex7	James Brakef	2959	6	A	6	223	###	14.7	1.00	1.0	75.3	X	vhdl	58	mycpu	Y	yes	N	Y	64M	64M													





_up_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	ven dor	src code	#src files	top file	doc	tool chai	flt pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments						
next186mp3	<a href="https://opencores.org/view/next186mp3">https://opencores.org/view/next186mp3</a>	stable	Nicolae Dumitrache	x86	16	8	kintex-7-3			854	6	1			###	14.7	0.67	2.0		Y	verilog	16	ddr_186	Y	yes	N	N	1M	1M	Y				2013	2014		SoC version of next186	boots DOS, has DSP core, no x86 source						
nextz80	<a href="https://opencores.org/view/nextz80">https://opencores.org/view/nextz80</a>	stable	Nicolae Dumitrache	Z80	8	8	kintex-7-3	James Brakefield		854	6				###	14.7	0.33	1.0	46.0	X	B	verilog	3	NextZ80C	Y	yes	N	N	64K	64K	Y				2011	2019			claim of 700 LUTs in Spartan-3 probably wrong					
oberon_sdram	<a href="https://projectoberon.org">https://projectoberon.org</a>	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakefield	2103	6		1	104	###	14.7	1.00	1.0	49.5	X		verilog	16	risx5	Y	yes	Y	4G	4G					16	2013	2017			minimalist Wirth, part of Project Oberon modified to use DRAM, serial mult						
risco0	<a href="https://sourceforge.net/projects/risco0">https://sourceforge.net/projects/risco0</a>	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakefield	1186	6	4	6	110	###	14.7	0.67	1.0	61.9	X		verilog	8	RISCO	Y	yes	N	4G	4G							2011				minimalist Wirth, education tool					
ris5c	<a href="http://www.prologic.com">http://www.prologic.com</a>	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakefield	2441	6	4	1	92	###	14.7	1.00	1.0	37.8	ILX		verilog	8	RISC5	Y	yes	Y	4G	4G					16	2013	2017	<a href="http://www.astro.ac.uk">http://www.astro.ac.uk</a>	minimalist Wirth, part of Project Oberon	32x32 multiplier, wikipedia entry						
senior-sagn-1	<a href="https://github.com/nramadas">https://github.com/nramadas</a>	simulation	Niranjan Ramadas	RISC	64	32	kintex-7-3	James Brakefield	way to	135009	6	32			###	14.7	1.00	1.0	0.6	X		verilog	28	pipeline			N	Y			Y	137	32	4-8	2012	2012	<a href="http://nramadas.appspot.com">nramadas.appspot.com</a>	university ASIC project, read PDF	64-bit data paths, superscalar, branch analysis					
pycpu	<a href="https://pycpu.org">https://pycpu.org</a>	myhdl	Norbert Feurle			8																														python hardware processor								
ag_6502	<a href="https://opencores.org/view/ag_6502">https://opencores.org/view/ag_6502</a>	beta	Oleg Odintsov	6502	8	8	kintex-7-3	James Brakefield	824	6					###	14.7	0.33	4.0	17.7	ILX		verilog	2	ag_6502	Y	yes	N	N	64K	64K	Y							2012	2012			verilog code generation, "phase level accurate"		
openmp430	<a href="https://opencores.org/view/openmp430">https://opencores.org/view/openmp430</a>	stable	Oliver Girard	msp430	16	16	stratix-3-2	Oliver Girard	1147	A	1				98		0.67	2.0	28.5	IX		verilog	30	openMSP430	Y	yes	N	N	64K	64K	Y				16	2009	2014			near cycle accurate	performance spreadsheet			
tinyvliw8	<a href="https://opencores.org/view/tinyvliw8">https://opencores.org/view/tinyvliw8</a>	alpha	Oliver Stecklina	VLIW	8	32	kintex-7-3	James Brakefield	895	6					###	14.7	0.33	1.0	55.0	X		vhdl	19	ysarsh			N	Y	256	1K	Y						2013	2016			tinyVLIW8 soft-core processor	bare core, Altera LPM for RAMs		
hp86b	<a href="https://sites.google.com/site/hp86b">https://sites.google.com/site/hp86b</a>	errors	Olivier De Smet	Capricorn	8	8	spartan-3-5	James Brakefield	unresolved xilinx	4617	6				###	14.7	0.33	2.0				verilog	85	cpu										64	2010		<a href="https://en.wikipedia.org/wiki/HP86B">https://en.wikipedia.org/wiki/HP86B</a>	SoC for HP9816 computer emulation	picoblaze uart uses LUT4s					
mc68k0s	<a href="https://sites.google.com/site/mc68k0s">https://sites.google.com/site/mc68k0s</a>	beta	Olivier De Smet	68000	32	16	kintex-7-3	James Brakefield	errors	4617	6				###	14.7	1.00	8.0			Y	vhdl	10	mc68k0s																RISC-V contest prize, 1-bit ALU				
riscv_serv	<a href="https://github.com/olofk">https://github.com/olofk</a>	untested	Olof Kindgren	riscv	32	32	kintex-7-3				4									L		verilog	17		Y	yes	N	4G	4G	Y	45	32		2018	2018	<a href="https://riscv.org/">https://riscv.org/</a>	RISC-V contest prize, 1-bit ALU							
zpu	<a href="https://github.com/zpu">https://github.com/zpu</a>	stable	Oyvind Harboe	forth	32	8	kintex-7-3	James Brakefield	1073	6	3				###	14.7	1.00	4.0	65.9	X		vhdl	23	zpu_core	Y	yes	N	4G	4G	Y	37						2008	2009			zpu4: 16 & 32 bit versions, code size & speed	ZPU the worlds smallest 32 bit CPU with GCC toolchain		
pacoblaze	<a href="http://www.bleyer.org">www.bleyer.org</a>	mature	Pablo Kocic	picoblaze	8	18	spartan-3	Pablo Kocic	177	4			1	283	###	14.7	0.33	2.0	109.1	X		verilog	18	pacoblaze	Y	asm	N	256	2K	Y	57			2			2006				3 versions, behavioral coding			
usimplez	<a href="https://opencores.org/view/usimplez">https://opencores.org/view/usimplez</a>	stable	Pablo Salvadeo et al	accum	12	12	stratix-2	Pablo Salvadeo	48	4					134	q9.1	0.17	2.0	237.9	I		vhdl	3	usimplez_cpu			N	512	512	Y	8						2011		<a href="http://www.gti.de">http://www.gti.de</a>	part of university course, simplez+i4 has an index register				
piropiro	<a href="https://github.com/piropiro">https://github.com/piropiro</a>	stable	pandora2000	RISC	32	32	kintex-7-3	James Brakefield	port n	7491	6	11	1	118	###	14.7	1.00	1.0	15.7	X		vhdl	42	top			Y	N	64K	64K	Y				32	2010	2011			five variants	no doc, xilinx constraint file			
p8x32a_propel	<a href="https://www.papaya.cc">https://www.papaya.cc</a>	stable	Parallax Inc	RISC	32	32	kintex-7-3	James Brakefield	9498	6		20	160	###	14.7	1.00	0.1	134.8	X		verilog	9	top	Y	yes	N	4G	4G	Y											eight propellers, clocking from ucf file	several FPGA card build files			
mega65	<a href="https://github.com/mega65">https://github.com/mega65</a>	untested	Paul Gardner-Stephen	6502	8	8	kintex-7-3	James Brakefield	bash script		6				###	14.7	0.33	2.0		X	Y	vhdl	114	machine	Y	yes	N	N	64K	64K	Y										Enhanced c65 running in FPGA	seeks high performance		
osu8	<a href="https://www.pjrc.com/forums/topic/osu8">https://www.pjrc.com/forums/topic/osu8</a>	alpha	Paul Stoffregen	accum	8	8																															*.1 schematics, doc at web page, currently active							
dp32	<a href="https://github.com/dp32">https://github.com/dp32</a>	errors	Peter Ashenden	RISC	32	32	kintex-7-3	James Brakefield	errors		6				###	14.7	1.00	1.0				vhdl																		OSU8 Microprocessor Project "Instruction Set" book, CDROM	timing delays in source code			
gumnut	<a href="http://digitaled.com">http://digitaled.com</a>	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakefield	388	6				259	###	14.7	0.33	1.0	220.7	IX		verilog	6	gumnut-rtl	Y	asm	N	Y	256	4K	Y	8						2007				see Digital Design: An Embedded Systems Approach Using VHDL		
msp430_vhdl	<a href="https://opencores.org/view/msp430_vhdl">https://opencores.org/view/msp430_vhdl</a>	beta	Peter Szabo	mcp430	16	16	kintex-7-3	James Brakefield	1735	6				127	###	14.7	0.67	2.0	24.5	IX		vhdl	9	cpu	Y	yes	N	64K	64K	Y	16						2014	2017			Comprehensive verification was not done	complies on cyclone II		
fpga-64	<a href="http://www.synopsys.com">http://www.synopsys.com</a>	stable	Peter Wendrich	6502	8	8	kintex-7-3	James Brakefield	2210	6		2	156	###	14.7	0.33	4.0	5.8	X	Y		vhdl	26	fpga64_cd	Y	yes	N	N	64K	64K	Y							2005	2008			Rendition of Commodore 64	altera top level schematic	
ms17	<a href="http://users.ece.utexas.edu/~m17">http://users.ece.utexas.edu/~m17</a>	asic	Phillip Koopman	stack																																	chapter 4.3 in Koopman	6600 gate ASIC						
msl16	<a href="https://github.com/msl16">https://github.com/msl16</a>	beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakefield	303	6				256	###	14.7	0.67	1.0	566.4	X		vhdl	13	cpu	Y	asm	N	256														CPLD prototype		
vhdl-simple-up	<a href="https://github.com/vhdl-simple-up">https://github.com/vhdl-simple-up</a>	untested	Pietro Lorefice	RISC	16	16	arria-2	James Brakefield	ran out of memory		A				###	q18.0	0.67	1.0				vhdl	10	processor	Y		N	N	64K	64K	N							16	2014	2014			simple processor using VHDL for logic	based on Gray's xsoc
vhdl-simple-up	<a href="https://github.com/vhdl-simple-up">https://github.com/vhdl-simple-up</a>	untested	Pietro Lorefice	RISC	16	16	kintex-7-3	James Brakefield	ran out of memory		A				###	14.7	0.67	1.0				vhdl	10	processor	Y		N	N	64K	64K	N											simple processor using VHDL for logic	based on Gray's xsoc	
riscv_ariane	<a href="https://github.com/riscv_ariane">https://github.com/riscv_ariane</a>	untested	pulp project	riscv	64	32																																single issue, in-order CPU which implements the 64-bit RISC-V ISA IMAC extensions, etc						
pulserain	<a href="https://github.com/pulserain">https://github.com/pulserain</a>	errors	PulseRain Tech LLC	8051	8	8	arria-2	James Brakefield	missing files		A				###	q18.0	0.33	3.0		I		system verilog	PulseRain	Y	yes	N	Y	64K	64K	Y											intended for Max10			
pulserain	<a href="https://github.com/pulserain">https://github.com/pulserain</a>	stable	PulseRain Tech LLC	8051	8	8	arria-2	James Brakefield	some	2376	A	2	41	130	###	q18.0	0.33	3.0	6.0	I		system v	FP51_fast	Y	yes	N	Y	64K	64K	Y											1 clk/inst, intended for Max10			
riscv_reindeer	<a href="https://github.com/riscv_reindeer">https://github.com/riscv_reindeer</a>	untested	pulserain.com	riscv	32	32														AL		verilog			Y	yes	N	4G	4G	Y	45	32	4	2018	2018	<a href="https://riscv.org/">https://riscv.org/</a>	RISC-V contest prize							
mpmda	<a href="https://opencores.org/view/mpmda">https://opencores.org/view/mpmda</a>	beta	quickwayne	uBlaze	32	32	kintex-7-3	James Brakefield			6				###	14.7	1.00	1.0			Y	perl			Y	yes	N	4G	4G	Y											Soft MultiProcessor on FPGA	Perl gens *.xmp, mhs, mss & ucf files		
minsoc	<a href="https://opencores.org/view/minsoc">https://opencores.org/view/minsoc</a>	stable	Raul Fajardo et al	OpenRISC	32	32	kintex-7-3	James Brakefield	4945	6	4	8	107	###	14.7	1.00	1.0	21.7	ILX	Y		verilog	88	or1200_top	Y	yes	Y	M	4G	4G	Y											minimal OR1200, vendor neutral, has caches		
mcs-4	<a href="https://opencores.org/view/mcs-4">https://opencores.org/view/mcs-4</a>	alpha	Reece Pollack	4004	4	4	kintex-7-3	James Brakefield	228	6				376	###	14.7	0.16	4.0	66.0	X		verilog	7	i4004			N	4K	4K	N											4004 was multi-chip	4004 CPU & MCS-4		
ucpuvhdl	<a href="https://github.com/ucpuvhdl">https://github.com/ucpuvhdl</a>	stable	Reed Foster	RISC	8	16	kintex-7-3	James Brakefield	512 LL	933	6			118	###	14.7	0.33	2.0	20.8																									



uP_all_soft_folder	opencores_or_primary_link	status	author	style/clone	data size	inst size	FPGA	repor ter	com ents	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/inst	KIPS /LUT	ven dor	SOC	src code	#src files	top file	doc	tool chai	flt pt	max dat	max inst	byte adrs	# inst	adr mod	# reg	pip e	start year	last revis	secondary web link	note worthy	comments					
tg68	<a href="https://opencores.org/view/20070716">https://opencores.org/view/20070716</a>	stable	Tobias Gubener	68000 ARM	16	16	kintex-7-3	James Brakef	2331	6				44	###	14.7	0.67	4.0	3.2	X		vhdl	2	TG68_fast	Y	yes	N	N	4G	4G	Y			16	2007	2012	68000 data sheets	TG68 - execute 68000 Code	for use with Minimig					
cortex_m3	<a href="http://www.clopprieta.com">http://www.clopprieta.com</a>	proprieta	Tobias Strauch	ARM	32	16																proprietary										16	2013		cortex M3 data sh	claims to be mature	various academic papers, several projects							
pic_coonan		alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakef	328	6		1	165	###	14.7	0.33	1.0	166.1	X			verilog	7	piccpu	Y	yes	N	Y	256	4K	Y					1999				risc8 by Tom Coonan also a PIC uP				
risc8	<a href="https://web.archive.org/web/20190919/http://www.rtx2000.com">https://web.archive.org/web/20190919/http://www.rtx2000.com</a>	stable	Tom Coonan	PIC16	8	12	kintex-7-3	James Brakef	355	6			154	###	14.7	0.33	2.0	71.5	X			verilog	8	cpu	Y	yes	N	Y	256	2K	Y					1999	1999	<a href="https://github.com">https://github.com</a>	excellent HTML doc	directory contains derivative design by another				
rtx2000	<a href="http://www.rtx2000.com">http://www.rtx2000.com</a>	asic	Tom Hand	forth	16	16																proprietary															Harris Corp., FPGA version at MPPEforth							
cf_ssp	<a href="https://opencores.org/view/20030309">https://opencores.org/view/20030309</a>	stable	Tom Hawkins	?																		confluence																confluence to VHDL	CF State Space Processor					
riscv_urcv-core	<a href="https://github.com">https://github.com</a>	error	Tomasz Wlostowski	risc-v	32	32	kintex-7-3	James Brakef	missing files							###	14.7	1.00	1.0			verilog			Y	yes	N	Y	4G	4G	Y			32	2015	2015								
fpagmmix	<a href="https://github.com">https://github.com</a>	stable	Tommy Thorn	MMIX	64	32	aria-2	James Brakef	11605	A	8	10	94	###	q13.1	1.50	4.0	3.0	I			system v	3	core	Y	yes	Y	Y	16Q	16Q	Y	256		288	2006	2014	<a href="https://en.wikipedia.org">https://en.wikipedia.org</a>	clone of Knuth's MMIX	micro-coded					
yari	<a href="https://github.com">https://github.com</a>	stable	Tommy Thorn	MIPS	32	32	kintex-7-3	James Brakef	3610	6		15	189	###	14.7	1.00	1.0	52.3	X	Y		verilog	8	top				2M	2M				32	2004	2008									
yarvi	<a href="https://github.com">https://github.com</a>	beta	Tommy Thorn	risc-v	32	32	kintex-7-3	James Brakef	2152	6		17	122	###	14.7	1.00	2.0	28.3	X			verilog	3	yarvri_soc	Y	yes	N	N	4G	4G				32	3							no multiply or divide		
dalton_8051	<a href="http://www.cs.ucr.edu">www.cs.ucr.edu</a>	stable	Tony Givargis	8051	8	8	kintex-7-3	James Brakef	2725	6	1	1	105	###	14.7	0.33	1.0	12.7	X			vhdl	7	i8051_all	Y	yes	N	N	64K	64K	Y						1999	2003						
i8051		stable	Tony Givargis	8051	8	8	kintex-7-3	James Brakef	2690	6	1	1	105	###	14.7	0.33	4.0	3.2	X			vhdl	9	i8051_u1	Y	yes	N	N	64K	64K	Y											author has book & course		
sayuri_cpu	<a href="http://www.mohd63701.com">http://www.mohd63701.com</a>	stable	Toyoaki Sagawa	RISC	32	32	kintex-7-3	James Brakef	1604	6			208	###	14.7	1.00	1.0	129.9	X			vhdl	13	cpu01			Y	4G	4G						32	2000	2000							
hd63701	<a href="https://opencores.org/view/20140104">https://opencores.org/view/20140104</a>	planning	Tsuyoshi Hasegawa	6801	8	8	spartan-6-3	James Brakef	1412	6	1	3	31	###	14.7	0.33	4.0	1.8	X			verilog	6	HD63701_CORE	N	N	N	64K	64K	Y											Used in Atari game console, 6801 clone?			
z80control	<a href="https://github.com">https://github.com</a>	alpha	Tyler Pohl	Z80	8	8	kintex-7-3	James Brakef	1483	6			189	###	14.7	0.33	3.0	14.0	X	Y		verilog	55	top_de1	Y	yes	N	N	64K	64K	Y											Microprocessor targeting embedded		
riscv_sodor	<a href="https://github.com">https://github.com</a>	scala	UC Berkeley	risc-v	32	32																scala			Y	yes	N	4G	4G	Y					32					interfaces to DRAM, based on T80 core				
riscv_zscale	<a href="https://github.com">https://github.com</a>	scala	UC Berkeley	risc-v	32	32																scala			Y	yes	N	4G	4G	Y					32					1, 2, 3 and 5 stage pipe versions				
vscale	<a href="https://github.com">https://github.com</a>	stable	UC Berkeley	risc-v	32	32	kintex-7-3	James Brakef	3072	6			127	###	14.7	1.00	1.0	41.2	X			verilog	23	vscale_core			N															not maintained & not conformant		
m32632	<a href="https://opencores.org/view/20091024">https://opencores.org/view/20091024</a>	stable	Udo Moeller	N32032	32	8	kintex-7-3	James Brakef	10167	6	19	16	83	###	14.7	1.00	1.0	8.2	IX			verilog	18	example	Y	yes	Y	Y	4G	4G	Y	200	24	3	2009	2018	<a href="http://cpu-ns32k.net/">http://cpu-ns32k.net/</a>			17 VAX Mips at 35MHz				
68hc05	<a href="https://opencores.org/view/20070709">https://opencores.org/view/20070709</a>	stable	Ulrich Riedel	6805	8	8	kintex-7-3	James Brakef	1225	6			300	###	14.7	0.33	4.0	20.2	X			vhdl	1	6805	Y	yes	N	N	64K	64K	Y													
68hc05	<a href="https://opencores.org/view/20070709">https://opencores.org/view/20070709</a>	stable	Ulrich Riedel	6805	8	8	zu-2e	James Brakef	1122	6			278	###	v18.3	0.33	4.0	20.4	X			vhdl	1	6805	Y	yes	N	N	64K	64K	Y													
68hc08	<a href="https://opencores.org/view/20070709">https://opencores.org/view/20070709</a>	stable	Ulrich Riedel	6808	8	8	kintex-7-3	James Brakef	2290	6			101	###	14.7	0.33	4.0	3.6	X			vhdl	1	x68ur08	Y	yes	N	N	64K	64K	Y													
68hc08	<a href="https://opencores.org/view/20070709">https://opencores.org/view/20070709</a>	stable	Ulrich Riedel	6808	8	8	zu-2e	James Brakef	1854	6			80	###	v18.3	0.33	4.0	3.6	X			vhdl	1	x68ur08	Y	yes	N	N	64K	64K	Y													
tiny64	<a href="https://opencores.org/view/20040707">https://opencores.org/view/20040707</a>	stable	Ulrich Riedel	RISC	32	32	kintex-7-3	James Brakef	874	6			189	###	14.7	1.00	2.0	107.9	X			vhdl	6	tinyx					64K	64K	Y	14	8									data size from 32 to 64 bits		
tiny8	<a href="https://opencores.org/view/20020209">https://opencores.org/view/20020209</a>	altera dsg	Ulrich Riedel	accum	8	8	aria-2	James Brakef	needs async RC	A				###	q18.0	0.33	3.0		I			ahdl						256	64K	Y			256							Altera megafunctions				
altor32	<a href="https://opencores.org/view/20120515">https://opencores.org/view/20120515</a>	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakef	2505	6		5	192	###	14.7	1.00	1.0	76.8	ILX			verilog	16	altor32	Y	yes	N	Y	4G	4G	Y												simplified OpenRISC 1000	
altor32_lite	<a href="https://opencores.org/view/20120515">https://opencores.org/view/20120515</a>	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakef	1928	6			236	###	14.7	1.00	2.0	61.3	ILX			verilog	7	altor32_lite	Y	yes	N	Y	4G	4G	Y												simplified OpenRISC 1000, no pipeline	
hpc-16	<a href="https://opencores.org/view/20050515">https://opencores.org/view/20050515</a>	beta	Umar Siddiqui	RISC	16	16	kintex-7-3	James Brakef	871	6			152	###	14.7	0.67	1.0	116.6	X			vhdl	20	cpu	Y	asm	N	N	64K	64K														
sweet32	<a href="https://opencores.org/view/20140516">https://opencores.org/view/20140516</a>	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1797	6	1	2	185	###	14.7	1.00	1.0	103.1	X	Y		vhdl	28	sweet32	Y	yes	N	N	4G	4G	Y	26	16											targets MACHXO2, DDR RAM
sweet32	<a href="https://opencores.org/view/20140516">https://opencores.org/view/20140516</a>	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1050	6	1	1	142	###	14.7	1.00	1.0	135.1	X	B		vhdl	2	Sweet32	Y	yes	N	N	4G	4G	Y	26	16											targets MACHXO2, no RAM
sweet32	<a href="https://opencores.org/view/20140516">https://opencores.org/view/20140516</a>	alpha	Valentin Angelovski	MIPS	32	16	kintex-7-3	James Brakef	1177	6	1	1	116	###	14.7	1.00	1.0	98.8	X	B		vhdl	2	Sweet32	Y	yes	N	N	4G	4G	Y	26	16											targets MACHXO2, no RAM
fpag4_risc16	<a href="http://www.fpgas.com">http://www.fpgas.com</a>	errors	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	degenerate des	6				###	14.7	0.66	1.0					verilog	15	Risc_16_b	Y	no	N	Y	64K	64K		13	4	16										similar to mips16_16_1cycl
fpag4_8bit_up	<a href="http://www.fpgas.com">http://www.fpgas.com</a>	stable	Van Loi Le	accum	8	8	kintex-7-3	James Brakef	258	6	1	200	###	14.7	0.33	3.0	85.3	X			vhdl	9	computer	Y	no	N	N	96	128	Y	10	2											book: LaMeres Int	
fpag4_mips_5f	<a href="http://www.fpgas.com">http://www.fpgas.com</a>	errors	Van Loi Le	MIPS	32	32	kintex-7-3	James Brakef	degenerate des	6				###	14.7	1.00	1.0					verilog			Y	yes	N	N	4G	4G	Y												educational, full pipelined MIPS	
fpag4_mips16	<a href="http://www.fpgas.com">http://www.fpgas.com</a>	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	369	6			200	###	14.7	0.67	1.0	363.1	X			verilog	8	mips_16			N	65K	65K		13	8											educational, no block RAM inferred	
fpag4_mips16	<a href="http://www.fpgas.com">http://www.fpgas.com</a>	stable	Van Loi Le	RISC	16	16	kintex-7-3	James Brakef	352	6			213																															

_uP_all_soft folder	opencores or primary link	status	author	style / clone	data size	inst size	FPGA	reporter	comments	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /inst	clks/ inst	KIPS /LUT	vendor	SOC	src code	#src files	top file	clock	tool chain	flt pt	Have'd	max data	max inst	byte adrs	# inst	adr mod	# reg	pipe len	start year	last revis	secondary web link	note worthy	comments		
a2z	<a href="https://hackaday.com/2016/02/22/igor-a-microprogrammed-lisp-microcontroller/">https://hackaday.com/2016/02/22/igor-a-microprogrammed-lisp-microcontroller/</a>	errors		RISC	16	24	kintex-7-3	James	replace Altera	6						14.7	0.67	1.0		I		verilog													2016			runs on Cyclone IV				
igor	<a href="https://github.com/igor-igorskiy/igor">https://github.com/igor-igorskiy/igor</a>	errors		lisp			kintex-7-3	James	missing files	6					##	14.7	0.33	1.0				vhdl	25	level											2010	2010		IGOR - A microprogrammed LISP mac	two versions, spartan3 LUT4			
risc_cpu	<a href="https://electronshock.com/2017/02/12/risc-v-cpu/">https://electronshock.com/2017/02/12/risc-v-cpu/</a>	untested		accum	8	8																vhdl				N	32	32	Y	8						2017						
riscv_hummin	<a href="https://github.com/riscv-hummin/riscv-hummin">https://github.com/riscv-hummin/riscv-hummin</a>	stable		risc-v	32	32	kintex-7-3	James	too many los	6					##	14.7	1.00	1.0				verilog	141	e203_cpu	Y	yes	N	4G	4G	Y			32		2016	2018		e200 has opensource	also have a chip			
riscv_hummin	<a href="https://github.com/riscv-hummin/riscv-hummin">https://github.com/riscv-hummin/riscv-hummin</a>	stable		risc-v	32	32	kintex-7-3	James Brakef	14119	6		32	62	##	14.7	1.00	1.0	4.4	X			verilog	141	e203_soc	Y	yes	N	4G	4G	Y			32		2016	2018		e200 has opensource	also have a chip			
riscv_hummin	<a href="https://github.com/riscv-hummin/riscv-hummin">https://github.com/riscv-hummin/riscv-hummin</a>	untested		risc-v	32	32																verilog			Y	yes	N	4G	4G	Y			32		2017	2018		AKA e200, Chinese	software tools take 80MB			
riscv_shakti	<a href="https://bitbucket.org/riscvshakti/riscvshakti">https://bitbucket.org/riscvshakti/riscvshakti</a>	untested		risc-v	32	32																			Y	yes	N	4G	4G	Y			32									
riscv_sifive	<a href="https://www.sifive.com/">https://www.sifive.com/</a>	asic		risc-v	32	32																proprietary			Y	yes	N	4G	4G	Y			32							<a href="https://www.sifive.com/">https://www.sifive.com/</a>	ASIC IP house, 32-bit "freedom" core	free Artix-7 bitstream
riscv_sifive	<a href="https://www.sifive.com/">https://www.sifive.com/</a>	asic		risc-v	64	32																proprietary			Y	yes	N	4G	4G	Y			32							<a href="https://www.sifive.com/">https://www.sifive.com/</a>	ASIC IP house, 64-bit "freedom" core	free Artix-7 bitstream
temlib	<a href="http://temlib.org/">http://temlib.org/</a>	stable		SPARC	32	32	kintex-7-3	James Brakef	3730	6	5		111	##	14.7	1.00	1.0	29.8	X			vhdl	48	fpu_simple		Y	N	4G	4G	Y			64		2013	2015	<a href="https://www.sifive.com/">https://www.sifive.com/</a>	SparcV8 (SparcSta)	copywrite: experimental use	options for fltg-pt, pipeline, mul & div configur		
temlib	<a href="http://temlib.org/">http://temlib.org/</a>	stable		SPARC	32	32	kintex-7-3	James Brakef	2579	6	32	111	##	14.7	1.00	1.0	43.1	X				vhdl	48	mcu_simple		Y	N	4G	4G	Y			64		2013	2015	<a href="https://www.sifive.com/">https://www.sifive.com/</a>	SparcV8 (SparcSta)	copywrite: experimental use	has caches		
totalcpu	<a href="https://opencores.org/view/totalcpu">https://opencores.org/view/totalcpu</a>	alpha		RISC	12+	12	kintex-7-3	James Brakef	229	6	1		149	##	14.7	0.33	3.0	71.7	X			verilog	10	cpu			N					16			2007	2009				data width 12 bits and up, no data memory		

86 # usable(beta, st 1 16 34 69 446 ## 423 ## 185 verilog 255  
49 "B" or "X" of lim 1 602 539 536 vhd 248

**MIPS/MHz Pro-rating for data size:**

1-bit	0.04	16-bit	0.67	64-bit	2.00
4-bit	0.17	24-bit	0.80	<b>Silicon Area equivalents</b>	
8-bit	0.33	32-bit	1.00	LUTS/DSP48	16:1
12-bit	0.40	48-bit	1.50	LUTS/Block RAM	32:1

Under the assumption that the core is capable of one instuction per clock

Web page DMIPS per clock cycle per cor [en.wikipedia.org/wiki/Instructions\\_per\\_clock\\_cycle](http://en.wikipedia.org/wiki/Instructions_per_clock_cycle) [www.eembc.org/coremark/index.php](http://www.eembc.org/coremark/index.php)  
DMIPS per clock for many microprocessors: [http://en.wikipedia.org/wiki/Instructions\\_per\\_clock\\_cycle](http://en.wikipedia.org/wiki/Instructions_per_clock_cycle)

68	paper only
52	educational
25	weak start
6	up_cores
5	in limbo
10	planning
38	simulation
573	main+sim
535	net main
649	total

245	VHDL
252	Verilog
25	System Verilog
8	Spinal/Scala
7	VHDL & Verilog
3	MyHDL
36	proprietary
13	other
3	Schematic
592	total

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)  
385 designs with best FOM (likely true measure of # of usable designs)

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
cat	main, educational, planning, simulation, paper, in limbo or weak
_uP_all_soft folder	if opencores design is their folder name, otherwise my folder name
opencores or primary link	about 200 designs in open cores, about 100 in github
status	ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation
author	First Name, Last Name or university or corporation
style / clone	part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip
data size	data register size in bits
inst size	shortest instruction size in bits
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable
LUT?	4-LUT, 6-LUT, Altera ALUT, Actel Tile
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /inst	prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
Vendor	Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado
Prog File	FPGA family build projects present: X: Sn, A7, Kn, Vn, Zn; A: Mn, Arn, Cn, Stn; M: Tn, Pf, Fn; L: En, Mhn, Sbn, Xpn; n is family generation #
SOC	B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals)
src code	VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc
# src files	number of source files for compile, place, route & timing
top file	top file for compile, place, route & timing run, multiple versions of same design distinguished here
doc	is documentation provided?
tool chain	is there a compiler or assembler provided or available
flt pt	does the compile, place, route & timing run include floating point?
Have'd	H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus)
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, conditionals count as one instruction, somewhat subjective
# adr modes	abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions or web page updates
secondary web link	secondary web address
note worthy	anything special about the design