

| _uP_all_soft_folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | repor ter | com ents | LUTs ALUT | LUT? | mults | blk ram | F max | date | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | SO C | src code | #src files | top file | doc | tool chai | ftg pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | |
|---------------------|-----------------------------------------------------|-------------|-----------------------|---------------|-----------|-----------|-------------|---------------|-------------|-----------|------|-------|---------|-------|------|----------|------------|------------|-----------|---------|------|-------------|------------|-----------|--------------|-----------|--------|---------|----------|-----------|--------|---------|-------|-------|------------|---------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------------------------------|-----------------------------------------|-----------------------------------|
| 1802-pico-basi | https://github.com | beta | Steve Teal | 1802 | 8 | 8 | zu-2e | James Brakef | | 241 | 6 | | 2 | 278 | ### | v18.3 | 0.33 | 12.0 | 31.7 | LX | | vhdl | 6 | pico_basi | Y | yes | N | 64K | 64K | Y | 52 | | 16 | 2016 | 2016 | https://wiki.forth | VHDL 1802 Core with TinyBASIC | tiny Basic in ROM, Interrupts & DMA not imple | | |
| cosmac | https://github.com | beta | Eric Smith | 1802 | 8 | 8 | kintex-7-3 | James Brakef | inferred | 598 | 6 | | 17 | 87 | ### | 14.7 | 0.33 | 1.0 | 48.0 | X | X | vhdl | 14 | elf | Y | asm | N | 64K | 64K | Y | 100 | | 16 | 2009 | 2018 | | uses PIXIE graphics core | modified to use block RAM | | |
| cosmac | https://github.com | beta | Eric Smith | 1802 | 8 | 8 | kintex-7-3 | James Brakef | | 244 | 6 | | | 270 | ### | 14.7 | 0.33 | 1.0 | 365.5 | X | | vhdl | 1 | cosmac | Y | asm | N | 64K | 64K | Y | 100 | | 16 | 2009 | 2018 | | AKA COSMAC ELF of 1976 | Fmax is for bare core, runs CamelForth | | |
| verilog1802 | https://github.com | untested | James Bowman | 1802 | 8 | 8 | | | | | | | | | | | | | | | | verilog | 3 | cdp1802 | Y | yes | N | 64K | 64K | Y | | | | 2015 | 2017 | | runs CamelForth | all except RAM in one source file | | |
| mcs-4 | https://opencor | alpha | Reece Pollack | 4004 | 4 | 4 | kintex-7-3 | James Brakef | | 228 | 6 | | | 376 | ### | 14.7 | 0.16 | 4.0 | 66.0 | X | | verilog | 7 | i4004 | Y | N | N | 4K | 4K | N | | | | 2012 | 2012 | | 4004 was multi-chip | 4004 CPU & MCS-4 | | |
| af65k | https://github.com | alpha | Andre Fachat | 6502 | 32 | 8 | kintex-7-3 | James Brakef | | 4424 | 6 | | | 69 | ### | 14.7 | 1.00 | 4.0 | 3.9 | X | | vhdl | 13 | gecko65k | Y | N | N | | | | | | | | 2011 | 2017 | http://www.6502 | extended 6502 AKA 65K with 16, 32 or 64 bit data | | |
| ag_6502 | https://opencor | beta | Oleg Odintsov | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 824 | 6 | | | 176 | ### | 14.7 | 0.33 | 4.0 | 17.7 | ILX | | verilog | 2 | ag_6502 | Y | yes | N | 64K | 64K | Y | | | | 2012 | 2012 | | verilog code generation, "phase level accurate" | | | |
| apple2fpga | http://www.cs.c | stable | Stephen A Edwards | 6502 | 8 | 8 | kintex-7-3 | James Brakef | uncon | 1417 | 6 | | 9 | 159 | ### | 14.7 | 0.33 | 4.0 | 9.2 | IX | Y | vhdl | 19 | de2_top | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2009 | | emulation of Apple II computer | replaced Altera PLL with stub | | |
| bc6502 | http://finitron.c | beta | Robert Finch | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 619 | 6 | | | 197 | ### | 14.7 | 0.33 | 4.0 | 26.2 | X | | verilog | 18 | bc6502 | Y | yes | N | 64K | 64K | Y | | | | 2012 | 2012 | | | bare source | | |
| cpu6502_true | https://opencor | stable | Jens Gutschmidt | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 1678 | 6 | | | 159 | ### | 14.7 | 0.33 | 4.0 | 7.8 | X | | vhdl | 7 | r6502_tc | Y | yes | N | 64K | 64K | Y | | | | 2008 | 2018 | | cycle accurate | | | |
| cpu6502_true | https://opencor | stable | Jens Gutschmidt | 6502 | 8 | 8 | spartan-6-3 | James Brakef | latch v | 4794 | 6 | | | 49 | ### | 14.7 | 0.33 | 4.0 | 0.8 | X | | core | 8 | core | Y | yes | N | 64K | 64K | Y | | | | 2008 | 2018 | | cycle accurate | | | |
| fpga-64 | http://www.svn | stable | Peter Wendrich | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 2210 | 6 | | 2 | 156 | ### | 14.7 | 0.33 | 4.0 | 5.8 | X | Y | vhdl | 26 | fpga64_cd | Y | yes | N | 64K | 64K | Y | | | 26 | 2005 | 2008 | | Rendition of Commodore 64 | altera top level schematic | | |
| free6502 | http://web.arch | stable | David Kessner | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 646 | 6 | | | 193 | ### | 14.7 | 0.33 | 4.0 | 24.6 | X | | vhdl | 5 | free6502 | Y | yes | N | 64K | 64K | Y | | | | 1999 | 2000 | http://www.spro | microcoded | | | |
| ladybug | https://github.com | untested | Arlot Ottens | 6502 | 8 | 8 | | | | | | | | | | | | | | | | verilog | | | yes | N | 64K | 64K | Y | | | | 2016 | | | http://ladybug.xs4all.nl/arlet/fpga/6502/ | | | | |
| lattice6502 | https://opencor | beta | Ian Chapman | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 4942 | 6 | | | 214 | ### | 14.7 | 0.33 | 4.0 | 3.6 | X | | vhdl | 3 | ghdl_proc | Y | yes | N | 64K | 64K | Y | | | | 2010 | 2010 | | targeted to LCMXO2280 | | | |
| m65 | www.ip-arch.jp | stable | Naohiko Shimizu | 6502 | 8 | 8 | arria-2 | James Brakef | | 483 | A | | | 110 | ### | q13.1 | 0.33 | 4.0 | 18.8 | X | | sft & TDF | 8 | m65cpu | Y | yes | N | 4K | 4K | Y | | | | 2001 | 2002 | | | | | |
| m65c02 | https://opencor | mature | Michael Morris | 6502 | 8 | 8 | spartan-6-3 | James Brakef | | 466 | 6 | | 3 | 118 | ### | 14.7 | 0.33 | 4.0 | 20.8 | X | Y | verilog | 13 | M65C02 | Y | yes | N | 64K | 64K | Y | | | | 2013 | 2014 | | | micro-coded via F9408 soft sequencer | | |
| mc165 | http://www.mic | stable | Ted Fried | 6502 | 8 | 8 | kintex-7-3 | James Brakef | inserte | 326 | 6 | | 2 | 196 | ### | 14.7 | 0.33 | 4.0 | 49.6 | X | | verilog | 1 | mc165 | Y | yes | N | 64K | 64K | Y | | | | 2017 | | | | | microcoded, cycle exact | excellent micro-coding LUT counts |
| mega65 | https://github.com | untested | Paul Gardner-Stephen | 6502 | 8 | 8 | kintex-7-3 | James Brakef | bash script | | 6 | | | | ### | 14.7 | 0.33 | 2.0 | | X | Y | vhdl | 114 | machine | Y | yes | N | 64K | 64K | Y | | | | 2017 | 2018 | | Enhanced c65 running in FPGA | | | |
| pet_fpga | https://github.com | stable | Thomas Skibo | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 1052 | 6 | | | 242 | ### | 14.7 | 0.33 | 4.0 | 19.0 | X | | verilog | 1 | cpu6502 | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2011 | https://github.com | for Commodore PET | seeks high performance | | |
| t65 | https://opencor | stable | Daniel Wallner | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 575 | 6 | | | 291 | ### | 14.7 | 0.33 | 4.0 | 41.7 | IX | | vhdl | 7 | t65 | Y | yes | N | 64K | 64K | Y | | | | 2002 | 2010 | | 6502 data sheets | 6502, 65C02 & 65C816; wide use | | |
| t6507lp | https://opencor | beta | Gabriel Oshiro, Samue | 6502 | 8 | 8 | spartan-6-3 | James Brakef | errors | | | | | | ### | 14.7 | 0.33 | 4.0 | | | | verilog | 22 | t6507lp | Y | yes | N | 64K | 64K | Y | | | | 2009 | 2010 | | 6502 data sheets | for use in ATARI 2600 | | |
| verilog_6502 | https://github.com | stable | Arlot Ottens | 6502 | 8 | 8 | kintex-7-3 | James Brakef | | 407 | 6 | | | 200 | ### | 14.7 | 0.33 | 4.0 | 40.6 | X | | verilog | 2 | cpu | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2011 | http://ladybug.xs4 | for Acorn Atom | | | |
| verilog-6502B | https://github.com | alpha | Arlot Ottens | 6502 | 16 | 8 | kintex-7-3 | James Brakef | remov | 599 | 6 | | 2 | 204 | ### | 14.7 | 0.67 | 4.0 | 57.1 | X | | verilog | 5 | gop16 | Y | yes | N | 4G | 4G | Y | | | | 2011 | 2013 | http://forum.6502 | 16-bit data RAM "bytes" | boot ROM mapped to LUTs? | | |
| hd63701 | https://opencor | planning | Tsuyoshi Hasegawa | 6801 | 8 | 8 | spartan-6-3 | James Brakef | | 1412 | 6 | | 1 | 3 | 31 | ### | 14.7 | 0.33 | 4.0 | 1.8 | X | | verilog | 6 | HD63701_CORE | N | N | 64K | 64K | Y | | | | 2014 | | | | | Used in Atari game console, 6801 clone? | |
| system01 | http://members | beta | John Kent, David Burn | 6801 | 8 | 8 | kintex-7-3 | James Brakef | | | 6 | | | | ### | 14.7 | 0.33 | 4.0 | | | | vhdl | | | Y | yes | N | 64K | 64K | Y | | | | 2003 | 2009 | | | | | |
| system68 | https://opencor | stable | John Kent, David Burn | 6801 | 8 | 8 | spartan-3-5 | James Brakef | | 2235 | 4 | | 4 | 46 | ### | 14.7 | 0.33 | 4.0 | 1.7 | X | Y | vhdl | 21 | cpu68 | Y | yes | N | 64K | 64K | Y | | | | 2003 | 2009 | http://members.optushome.com.au/jekent/ | | | | |
| system6801 | https://opencor | stable | Michael L. Hasenfratz | 6801 | 8 | 8 | cyclone-3 | James Brakef | | 1507 | 4 | | 3 | 73 | ### | 14.7 | 0.33 | 4.0 | 4.0 | I | | vhdl | 15 | wb_cyclor | Y | yes | N | 64K | 64K | Y | | | | 2003 | 2009 | http://members.o | based on John Kent's 6801 | tested on Apex20K, Cyclone & Straix boards | | |
| 68hc05 | https://opencor | stable | Ulrich Riedel | 6805 | 8 | 8 | kintex-7-3 | James Brakef | | 1225 | 6 | | | 300 | ### | 14.7 | 0.33 | 4.0 | 20.2 | X | | vhdl | 1 | 6805 | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2009 | | | | | |
| 68hc05 | https://opencor | stable | Ulrich Riedel | 6805 | 8 | 8 | zu-2e | James Brakef | | 1122 | 6 | | | 278 | ### | v18.3 | 0.33 | 4.0 | 20.4 | X | | vhdl | 1 | 6805 | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2009 | | | | | |
| df6805 | www.hitechglob | proprietary | Hitech Global | 6805 | 8 | 8 | stratix-1 | Hitech Global | | 1690 | 4 | | | 83 | ### | 0.33 | 4.0 | 4.1 | I | | | proprietary | | | Y | yes | N | 64K | 64K | Y | | | | | | | 6805 data sheets | | | |
| system05 | https://opencor | beta | John Kent, David Burn | 6805 | 8 | 8 | kintex-7-3 | James Brakef | | 834 | 6 | | | 204 | ### | 14.7 | 0.33 | 4.0 | 20.2 | X | Y | vhdl | 10 | System05 | Y | yes | N | 64K | 64K | Y | | | | 2003 | 2009 | http://members.optushome.com.au/jekent/ | | | | |
| 68hc08 | https://opencor | stable | Ulrich Riedel | 6808 | 8 | 8 | kintex-7-3 | James Brakef | | 2290 | 6 | | | 101 | ### | 14.7 | 0.33 | 4.0 | 3.6 | X | | vhdl | 1 | x68ur08 | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2009 | | | | | |
| 68hc08 | https://opencor | stable | Ulrich Riedel | 6808 | 8 | 8 | zu-2e | James Brakef | | 1854 | 6 | | | 80 | ### | v18.3 | 0.33 | 4.0 | 3.6 | X | | vhdl | 1 | x68ur08 | Y | yes | N | 64K | 64K | Y | | | | 2007 | 2009 | | | | | |
| 6809_6309 | https://opencor | beta | Alejandro Paz Schmidt | 6809 | 8 | 8 | arria-2 | James Brakef | | 1680 | A | | | 145 | ### | q18.0 | 0.33 | 3.0 | 9.5 | AIXL | B | verilog | 5 | MC6809 | Y | yes | N | 64K | 64K | Y | | | | 2012 | 2015 | | | | 6309 op-codes not implemented | |
| 6809_6309 | https://opencor | beta | Alejandro Paz Schmidt | 6809 | 8 | 8 | kintex-7-3 | James Brakef | | 1997 | 6 | | | 175 | ### | 14.7 | 0.33 | 3.0 | 9.7 | AIXL | B | verilog | 5 | MC6809 | Y | yes | N | 64K | 64K | Y | | | | 2012 | 2015 | | | | 6309 op-codes not implemented | |
| 6809_6309 | https://opencor | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| _uP_all_soft_folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | repor ter | com ents | high ALUT | LUTs | LUT? | mults | blk ram | F max | date | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | src code | #src files | top file | doc | tool chai | flt pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | | | | |
|---------------------|---------------------------------------------------|-------------|------------------------|---------------|-----------|-----------|-------------|--------------|------------------|-----------|------|------|-------|---------|-------|-------|----------|------------|------------|-----------|---------|-------------|----------------|-----------|-----------|------------|--------|---------|----------|-----------|--------|---------|-------|-------|---------------------------------------------------|---------------------------------------------------|---------------------------------------------------|---------------------------------------------|---------------------------------------------------|---------------------------------------------------------|-----------------------------------------|---------------------------------------------------|---------------------------------------|
| ARM_Cortex_A | https://develop | ASIC | ARM | ARM a9 | 32 | 16 | arrira V | altera | | 4500 | A | | | | 1050 | | 2.50 | 1.0 | 583.3 | | | asic | | | Y | yes | Y | 4G | 4G | Y | 80 | | 16 | 10 | 2012 | https://en.wikipe | uses pro-rated LC area | dual issue, includes fltg-pt & MMU & caches | | | | | |
| ARM_Cortex_A | https://www.arm | proprietary | ARM | ARM M1 | 32 | 16 | virtex-5 | ARM | 65nm | 1900 | 6 | | | | 200 | | 1.00 | 1.0 | 105.3 | AIX | | proprietary | | | Y | yes | N | 4G | 4G | Y | | 16 | 3 | 2007 | https://en.wikipe | ARM Cortex M0, M1 & M3 avail for F | see xilinx Xcell64 | | | | | | |
| ARM_Cortex_A | https://www.arm | proprietary | ARM | ARM M1 | 32 | 16 | virtex-5 | ARM | 65nm | 1900 | 6 | | | | 200 | | 1.00 | 1.0 | 105.3 | AIX | | proprietary | | | Y | yes | N | 4G | 4G | Y | | 16 | 3 | 2007 | https://en.wikipe | ARM Cortex M0, M1 & M3 avail for F | see xilinx Xcell64 | | | | | | |
| ARM_Cortex_A | https://develop | ASIC | ARM | ARM r5 | 32 | 16 | asic | Xilinx | | | A | | | | 600 | | | | | | | asic | | | Y | yes | Y | 4G | 4G | Y | 80 | | 16 | | | https://en.wikipe | uses pro-rated LC area | real-time interrupt handling | | | | | |
| amber | https://opencor | stable | Conor Santifort | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 6409 | 6 | | | | 2 | 82 | ### | 14.7 | 0.75 | 1.0 | 9.6 | ILX | verilog | 25 | a23_core | Y | yes | N | 4G | 4G | Y | 80 | | 16 | 3 | 2010 | 2017 | https://en.wikipe | no MMU, shared cache | 2048 LUTs used as single port RAM | | | | |
| amber | https://opencor | stable | Conor Santifort | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 6103 | 6 | | | | 18 | 127 | ### | v18.2 | 1.05 | 1.0 | 21.8 | ILX | verilog | 25 | a25_core | Y | yes | N | 4G | 4G | Y | 80 | | 16 | 3 | 2010 | 2017 | https://en.wikipe | no MMU, shared cache | | | | | |
| amber | https://opencor | stable | Conor Santifort | ARM7 | 32 | 32 | zynq+ | James Brakef | 3506 | 6 | | | | 10 | 175 | ### | v18.2 | 0.75 | 1.0 | 37.5 | ILX | verilog | 25 | a23_core | Y | yes | N | 4G | 4G | Y | 80 | | 16 | 3 | 2010 | 2017 | https://en.wikipe | no MMU, shared cache | | | | | |
| amber | https://opencor | stable | Conor Santifort | ARM7 | 32 | 32 | zynq+ | James Brakef | 6089 | 6 | | | | 18 | 160 | ### | v18.2 | 1.05 | 1.0 | 27.6 | ILX | verilog | 25 | a25_core | Y | yes | N | 4G | 4G | Y | 80 | | 16 | 5 | 2010 | 2017 | https://en.wikipe | no MMU | | | | | |
| arm4u | https://opencor | stable | Johanathan Masur, Xavi | ARM7 | 32 | 32 | aria-2 | James Brakef | 1668 | A | 4 | 8 | 66 | ### | q13.1 | 0.75 | 1.0 | 29.5 | | | | vhdl | 12 | cpu | Y | yes | N | 4G | 4G | Y | 80 | | 16 | 5 | 2013 | 2014 | | university project | altera memory | | | | |
| oks8 | https://opencor | alpha | Kongzlee | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 6409 | 6 | | | | | 100 | | 1.0 | | | | | verilog | 8 | oks8 | Y | yes | N | 64K | 64K | Y | | | | | | | 2006 | 2009 | | clone of KS86C4204/C4208/P4208, SAM87R1 instruction set | | | |
| storm_core | https://opencor | beta | Stephan Nolting | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 2312 | 6 | 3 | | | 179 | ### | 14.7 | 1.00 | 1.0 | 77.4 | IX | | vhdl | 16 | core | Y | yes | N | 4G | 4G | Y | | | 32 | 8 | 2011 | 2014 | | Storm Core (ARM7 compatible) | I & D caches not compiled | | | | |
| storm_soc | https://opencor | beta | Stephan Nolting | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 3514 | 6 | 3 | 4 | 159 | ### | 14.7 | 1.00 | 1.0 | 45.2 | X | Y | vhdl | 40 | storm_top | Y | yes | N | 4G | 4G | Y | | | 32 | 8 | 2012 | 2015 | | STORM SoC | cache & no peripherals | | | | | |
| zap | https://opencor | alpha | Revanth Kamaraj | ARM7 | 32 | 32 | arria-2 | James H | 10284 | A | 2 | 38 | 111 | ### | q18.0 | 1.00 | 1.0 | 10.8 | X | | | verilog | 37 | zap_top | Y | yes | N | 4G | 4G | Y | | | 16 | | | 2017 | 2018 | | ARMv4T & Thumb1 | has cache & mmu | | | |
| zap | https://opencor | alpha | Revanth Kamaraj | ARM7 | 32 | 32 | kintex-7-3 | James Brakef | 7558 | 6 | 1 | 9 | 135 | ### | 14.7 | 1.00 | 1.0 | 17.9 | X | | | verilog | 37 | zap_top | Y | yes | N | 4G | 4G | Y | | | 16 | | | 2017 | 2018 | | ARMv4T & Thumb1 | has cache & mmu | | | |
| atmega8_pong | https://fr.wikipe | stable | Juergen Sauerermann | AVR | 8 | 16 | spartan-3-5 | James Brakef | 2767 | 4 | 1 | 10 | 53 | ### | 14.7 | 0.33 | 1.0 | 6.3 | X | Y | | vhdl | 37 | avr_fpga | Y | yes | N | 64K | 64K | Y | 17 | | 4 | | | | 2017 | 2017 | | several projects using avr core | uses Sauerermann core | | |
| atmega8_pong | https://fr.wikipe | stable | Juergen Sauerermann | AVR | 8 | 16 | spartan-3-5 | James Brakef | 2767 | 4 | 1 | 10 | 53 | ### | 14.7 | 0.33 | 1.0 | 6.0 | X | Y | | vhdl | 37 | pacman_M | Y | yes | N | 64K | 64K | Y | 17 | | 4 | | | | 2017 | 2017 | | several projects using avr core | uses Sauerermann atmega16 core | | |
| avr_core | https://opencor | stable | Ruslan Lepetenok | AVR | 8 | 16 | kintex-7-3 | James Brakef | 2135 | 6 | | | | | 127 | ### | 14.7 | 0.33 | 1.0 | 19.7 | X | | verilog | 15 | avr_core | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2002 | 2017 | | VHDL core also | | |
| avr_fpga | https://opencor | stable | Juergen Sauerermann | AVR | 8 | 16 | kintex-7-3 | James Brakef | 1606 | 6 | 1 | 6 | 120 | ### | 14.7 | 0.33 | 1.0 | 24.7 | X | | | vhdl | 20 | cpu_core | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2009 | 2010 | | extended lecture on FPGA uP design | | | |
| avr_fpga | https://opencor | stable | Juergen Sauerermann | AVR | 8 | 16 | kintex-7-3 | James Brakef | 1877 | 6 | 1 | 6 | 115 | ### | 14.7 | 0.33 | 1.0 | 20.2 | X | Y | | vhdl | 20 | avr_fpga | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2009 | 2010 | https://fr.wikipe | extended lecture on FPGA uP design | missing module in atmega8_pong_vga | | |
| avr_hp | https://opencor | stable | Strauch Tobias | AVR | 8 | 16 | kintex-7-3 | James Brakef | 1554 | 6 | | | | | 223 | ### | 14.7 | 0.33 | 1.0 | 47.4 | X | | vhdl | 10 | avr_core | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2010 | 2012 | | hyper pipelined (eg barrel) AVR | | |
| avr8 | https://opencor | beta | Nick Kovach | AVR | 8 | 16 | kintex-7-3 | James Brakef | 174 | 6 | | | | | 418 | ### | 14.7 | 0.33 | 1.0 | 792.2 | X | | verilog | 1 | avr_core | Y | yes | N | 64K | 64K | Y | 17 | | 4 | | | | 2010 | 2010 | | Reduced AVR Core for CPLD | not a full clone, doc is opencores page | |
| avrtinyx1core | https://opencor | beta | Andreas Hilvarsson | AVR | 8 | 16 | kintex-7-3 | James Brakef | 1243 | 6 | | | | | 194 | ### | 14.7 | 0.33 | 1.0 | 51.5 | X | | vhdl | 1 | mcu_core | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2008 | 2009 | | | | |
| ax8 | https://opencor | stable | Daniel Wallner | AVR | 8 | 16 | spartan-6-3 | James Brakef | 1549 | 6 | | | | | 1 | 213 | ### | 14.7 | 0.33 | 1.0 | 45.3 | X | | vhdl | 14 | A9051200 | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2002 | 2010 | | both A9051200 & A9052313 | inserted fake inst ROM |
| navre | https://opencor | stable | Sebastien Bourdeaudou | AVR | 8 | 16 | kintex-7-3 | James Brakef | 990 | 6 | | | | | 207 | ### | 14.7 | 0.33 | 1.0 | 69.0 | AIX | | verilog | 1 | softbus_n | Y | yes | N | 64K | 64K | Y | 72 | | 32 | 2 | | | 2010 | 2013 | https://www.milky | AVR clone, part of www.milky.org | | |
| pavr | https://opencor | alpha | Doru Cuturela | AVR | 8 | 16 | kintex-7-3 | James Brakef | 2630 | 6 | | | | | 1 | 132 | ### | 14.7 | 0.33 | 1.0 | 16.5 | X | | vhdl | 18 | pavr_cont | Y | yes | N | 4K | 4M | Y | 72 | | 32 | 6 | | | 2003 | 2009 | | superset of AVR | |
| risemcu | https://opencor | stable | Yap Zi He | AVR | 8 | 16 | arria-2 | James Brakef | 1751 | 4 | | | | | ### | q18.0 | 0.33 | 1.0 | | | | vhdl | 15 | v_riscmcu | Y | yes | N | 128 | 512 | Y | 92 | | 16 | 3 | | | 2002 | 2009 | | thesis | added 5 inst to AVR | | |
| xmega_core | https://opencor | beta | Georghiu Iulian | AVR | 8 | 16 | kintex-7-3 | James Brakef | 1116 | 6 | | | | | 120 | ### | 14.7 | 0.33 | 1.0 | 35.6 | X | | verilog | 34 | mega_cor | Y | yes | N | 64K | 128K | Y | 72 | | 32 | | | | 2017 | 2018 | https://git.morgo | 8 AVR cores, 4 sets LUT counts posted | https://git.morgo | |
| c16 | https://opencor | stable | Jsauremann | C | 16 | 8 | spartan-3-5 | James Brakef | 1751 | 4 | | | | | 16 | 57 | ### | 14.7 | 0.33 | 1.0 | 10.7 | X | | vhdl | 22 | Board_cpum | Y | yes | N | 64K | 64K | Y | | | 5 | | | 2003 | 2012 | | 8080 derivative, optional UART, 8-bit | xilinx 4K RAM primitives | |
| hp86b | https://sites.goc | errors | Olivier De Smet | Capricorn | 8 | 8 | spartan-3-5 | James Brakef | unresolved xilix | 4 | | | | | ### | 14.7 | 0.33 | 2.0 | | | | | verilog | 85 | cpu | Y | yes | N | 64K | 64K | Y | 64 | | 64 | | | | 2010 | | https://en.wikipe | uses PicoBlaze, emualtes HP86B | picoblaze uart uses LUT4s | |
| btsr1arch | https://github.c | alpha | Brendan Bohannon | CISC | 32 | 16 | kintex-7-3 | James Brakef | 4762 | 6 | | | | | 10 | 167 | ### | 14.7 | 1.00 | 1.5 | 23.3 | X | | verilog | 11 | bsrexunit | Y | yes | N | 64K | 64K | Y | 64 | | 32 | | | | 2018 | 2018 | | is BTSR1, msp430 like, fltg-pt defined | 3 data sizes, no (R++) or (R--) modes |
| btsr1arch | https://github.c | alpha | Brendan Bohannon | CISC | 64 | 16 | | | | | | | | | | | 14.7 | | | | X | | | | Y | yes | N | 256T | 256T | Y | 64 | | 32 | | | | 2018 | 2019 | | 64-bit regs, 16x inst, 48-bit VM | BIX2 is superset of BTSR1, 4 data sizes | | |
| copro6502 | https://github.c | stable | David Banks | CISC | 8 | 8 | | | | | | | | | | | | | | | | Y | VHDL & Verilog | Y | | | | | | | | | | | | | | | | | | | |
| lc-2 | http://www.cs.u | mature | Eric Frohnhoefer | CISC | 16 | 16 | kintex-7-3 | James Brakef | gate level prim | 6 | | | | | ### | 14.7 | 0.67 | 2.0 | | | | | vhdl | 13 | lc2_all | Y | yes | N | 64K | 64K | N | 16 | | 8 | | | | 2002 | 2007 | https://en.wikipe | from book: 978-0072467505 by Patt | educational, compiled via Synopsys | |
| one-der | http://www.dre | untested | Al Williams | CISC | 32 | 32 | spartan-3 | James Brakef | missing file | 4 | | | | | ### | 14.7 | 1.00 | 1.0 | | | | | verilog | 18 | topbox | Y | yes | N | 64K | 64K | N | | | | | | | 2009 | 2009 | | The One Instruction Wonder | TTA | |
| raptor16 | www.spacewire | stable | Steve Haywood | CISC | 16 | 16 | kintex-7-3 | James Brakef | 590 | 6 | | | | | 319 | ### | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| _uP_all_soft_folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | repor ter | com ents | LUTs ALUT | LUT? | mults | blk ram | F max | date | tool ver | MIPS /inst | clks/inst | KIPS /LUT | ven dor | src code | #src files | top file | doc | tool chai | flt pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | | | | | |
|---------------------|---------------------------------------------------------------------------|-------------|-------------------------|---------------|-----------|-----------|-------------|---------------|-------------------|-----------|------|-------|---------|-------|-------|----------|------------|-----------|-----------|---------|-------------|-----------------------|---------------|-----------|-----------|--------|---------|----------|-----------|--------|---------|-------|-------|------------|----------------------------------------|---------------------------------------------------------------------------------|-------------------------------------------|-----------------------------------------------------------------|-----------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-----------------------------------------|-------------------------------------------------------------------|--|
| J1a32 | www.excamera.com | stable | James Bowman | forth | 32 | 16 | kintex-7-3 | James DFF ex | 930 | 6 | | | | 358 | ### | 14.7 | 1.00 | 1.0 | 384.4 | X | verilog | 3 | j1 | Y | forth | N | 64K | 64K | 20 | | | 2 | 2006 | 2017 | | uCode inst, dual port block RAM | DFF used for 18 deep data & return stacks | | | | | | |
| J1b | www.excamera.com | stable | James Bowman | forth | 32 | 16 | kintex-7-3 | James DFF ex | 2612 | 6 | | | | 302 | ### | 14.7 | 1.00 | 1.0 | 115.5 | X | verilog | 3 | j1 | Y | forth | N | 64K | 64K | 20 | | | 2 | 2006 | 2017 | | uCode inst, dual port block RAM | DFF used for 32 deep data & return stacks | | | | | | |
| J1b_16 | www.excamera.com | stable | James Bowman | forth | 32 | 16 | kintex-7-3 | James DFF ex | 1588 | 6 | | | | 355 | ### | 14.7 | 1.00 | 1.0 | 223.4 | X | verilog | 3 | j1 | Y | forth | N | 64K | 64K | 20 | | | 2 | 2006 | 2017 | | uCode inst, dual port block RAM | DFF used for 16 deep data & return stacks | | | | | | |
| J1sc | https://github.com | scala | Steffen Reith | forth | 32 | 16 | | | | | | | | | | | | | | | scala | 11 | j1 | Y | forth | N | 64K | 64K | 20 | | | | 2017 | 2018 | | J1 reimplemented using Scala/Spinal | to generate VHDL or Verilog | | | | | | |
| jlop | https://opencores.org | stable | Martin Schoeberl etal | forth | 16 | 16 | cyclone-1 | Martin Schoe | 2000 | 4 | | | | 100 | q10.0 | 0.67 | 1.0 | 33.5 | I | vhdl | 11 | core | Y | yes | N | 256K | 256K | | | | | | | 2004 | 2014 | https://github.com/jop-devel/jop | java app builds some source code files | | | | | | |
| kestrel-2 | kestrelcomputer.com | stable | Samuel Falvo II | forth | 16 | 16 | kintex-7-3 | James Brakef | 735 | 6 | | | 8 | 172 | ### | 14.7 | 0.67 | 1.0 | 157.2 | X | Y | verilog | 27 | M_kestrel | Y | ues | N | 64K | 64K | 20 | | | 2 | 2012 | 2015 | https://hackaday.com | J1 with wishbone bus | M_11a runs at 244MHz & 368 LUTs | | | | | |
| microcore110 | http://www.pld.com | beta | Klaus Schleisiek | forth | 12 | 8 | kintex-7-3 | James Brakef | 399 | 6 | | | 1 | 294 | ### | 14.7 | 0.40 | 2.0 | 147.4 | X | vhdl | 30 | core | Y | asm | N | 512 | 2K | | | | | | 1999 | 2004 | www.microcore.org | indexing into return stack, auto inc/d | only one block RAM? simplest core | | | | | |
| microcore120 | http://www.pld.com | beta | Klaus Schleisiek | forth | 16 | 8 | kintex-7-3 | James Brakef | 1101 | 6 | | | | 168 | ### | 14.7 | 0.67 | 2.0 | 51.1 | X | vhdl | 17 | ucore | Y | asm | N | 4K | 4K | | | | | | 1999 | 2004 | www.microcore.org | indexing into return stack, auto inc/d | no block RAM?, uses tri-state signals | | | | | |
| msl16 | | beta | Philip Leong, Tsang, Le | forth | 16 | 4 | kintex-7-3 | James Brakef | 303 | 6 | | | | 256 | ### | 14.7 | 0.67 | 1.0 | 566.4 | X | vhdl | 13 | cpu | Y | asm | N | 256 | | 16 | | | | | 2001 | | | CPLD prototype | | | | | | |
| myforthproces | https://opencores.org | stable | Gerhard Hohner | forth | 32 | 8 | SP-kintex7- | James Brakef | 2959 | 6 | | | 6 | 223 | ### | 14.7 | 1.00 | 1.0 | 75.3 | X | vhdl | 58 | mycpu | Y | yes | N | 64M | 64M | 96 | | | | | | 2004 | 2012 | | DPANS'94 32-bit Forth, masters thesis | 25.15 Whetstones | | | | |
| nc4016 | https://en.wikichapter.org | asic | Chuck Moore | forth | 16 | | | | | | | | | | | | | | | | proprietary | | | | | | | | | | | | | | chapter in Koopman | | | | | | | | |
| nige_machine | https://github.com | stable | Andrew Read | forth | 32 | 8 | kintex-7-3 | James Brakef | 5033 | 6 | 8 | 33 | 123 | ### | 14.7 | 1.00 | 1.0 | 24.5 | X | vhdl | 29 | Board | Y | yes | N | 16M | 16M | 512 | | 512 | | | | | 2014 | | | standalone Forth system | https://www.youtube.com/watch?v=PRtE8G6 | | | | |
| nybbleForth | https://github.com | errors | Lars Brinkhoff | forth | 16 | 4 | kintex-7-3 | James Brakef | missing init file | 6 | | | | | ### | 14.7 | 0.67 | 1.0 | | | verilog | 1 | cpu | Y | yes | N | 4K | 4K | Y | 11 | | | | | | 2017 | 2017 | | empty design, no init file | tiny | | | |
| p16 | | alpha | Don Golding | forth | 16 | 5 | kintex-7-3 | James Brakef | bad syntax | 6 | | | | | | | | | | | vhdl | 1 | p16 | Y | yes | N | 64K | 64K | | | | | | | | 2000 | | | | | | | |
| p16b | | beta | C. H. Ting | forth | 16 | 5 | kintex-7-3 | James Brakef | case cl | 367 | 6 | | | 355 | ### | 14.7 | 0.67 | 1.0 | 648.1 | X | vhdl | 1 | cpu16 | Y | asm | N | 64K | 64K | 28 | | | | | | | | 2000 | | | part of eForth? | data width can be expanded | | |
| p24e | | beta | C. H. Ting | forth | 24 | 6 | spartan-3- | James Brakef | 1175 | 4 | | | 16 | 51 | ### | 14.7 | 0.83 | 1.0 | 36.0 | X | vhdl | 1 | p24c | Y | asm | N | 2K | 2K | 28 | | | | | | | | 2000 | | | part of eForth? | data width can be expanded | | |
| rtx2000 | http://www.mp.com | asic | Tom Hand | forth | 16 | 16 | | | | | | | | | | | | | | | proprietary | | | | | | | | | | | | | | Harris Corp., FPGA version at MPeforth | | | | | | | | |
| s16x4a | https://github.com | stable | Samuel Falvo II | forth | 16 | 4 | kintex-7-3 | James Brakef | 514 | 6 | | | | 476 | ### | 14.7 | 0.67 | 1.0 | 620.7 | X | B | verilog | 1 | s16x4a | Y | | N | 64K | 64K | Y | 12 | | | | | | | 2012 | 2017 | | kestrel #2, byte & word data | derived from Myron Plichota's design (stream PDF file, Forth Inc. | |
| sc20 | http://www.forth.org | proprietary | Brad Eckert | forth | 32 | 8 | virtex-6 | Brad Eckert | 1977 | 6 | | | | 150 | | | 1.00 | 1.0 | 75.9 | X | proprietary | | | | | | | | | | | | | | | | | | | | | | |
| ssbcc | https://opencores.org | stable | Rodney Sinclair | forth | 8 | 9 | kintex-7-3 | Rodney Sincl | 196 | 6 | | | | 474 | | 14.7 | 0.33 | 1.0 | 797.9 | IX | verilog | 3 | core | Y | asm | N | Y | 1K | 8K | Y | 41 | 3 | | | | | 2012 | 2014 | https://github.com | Python program generates the Verilog | inst after branch/call/rtn always execs | | |
| stack_machine | http://people.ece.cornell.edu | stable | Bruce R. Land | forth | 16 | 5 | cyclone10 | James Brakef | 5101 | 4 | 6 | 29 | 66 | ### | q18.0 | 0.67 | 0.3 | 25.9 | X | verilog | 9 | VGA_sram | Y | asm | N | N | 64K | 4K | N | | | | | | | | 2009 | 2011 | https://people.ece.cornell.edu | (3) uP cores, Cornell course material | VGA output, uses Nakano's tiny_cpu | | |
| streamer16 | http://www.ultrix.com | stable | Myron Plichota | forth | 16 | 3 | kintex-7-3 | James Brakef | 143 | 6 | | | | 417 | ### | 14.7 | 0.20 | 1.2 | 485.6 | X | vhdl | 8 | streamer | Y | yes | N | N | 64K | 64K | N | 8 | 2 | | | | | 2001 | 2001 | http://www3.sym.com | MIPS/inst reduced | 2nd web adr non-functional | | |
| x32 | http://citetee.org | stable | Jimyon Woutersen | forth | 32 | 8 | kintex-7-3 | James Brakef | missing defines | 6 | | | | | ### | 14.7 | 1.00 | 1.0 | | | vhdl | 32 | core | Y | yes | N | 4G | 4G | Y | | | | | | | | 2006 | 2007 | https://pdfs.semanticscholar.org | MS thesis, byte code, needs caches | uses preprocessor on VHDL | | |
| xpu | http://excamera.com | macros | James Bowman | forth | 16 | 8 | kintex-7-3 | James Brakef | requires prepro | 6 | | | | | | | | | | | vhdl | 1 | c2a | Y | yes | N | Y | 8K | 8K | Y | | | | | | | 2003 | 2003 | | predates J1 | uses preprocessor on VHDL | | |
| yafo | https://github.com | alpha | Tim Wawrzynczak | forth | 16 | | kintex-7-3 | James Brakef | 617 | 6 | | | 4 | 247 | ### | 14.7 | 0.67 | 1.0 | 268.5 | X | vhdl | 20 | cpu | Y | asm | N | Y | 8K | 8K | Y | 26 | | | | | | | | 2014 | | | influenced by J1, F16 & C18 | |
| zpu | https://github.com | stable | Oyvind Harboe | forth | 32 | 8 | kintex-7-3 | James Brakef | 1073 | 6 | 3 | | | 283 | ### | 14.7 | 1.00 | 4.0 | 65.9 | X | vhdl | 23 | zpu_core | Y | yes | N | 4G | 4G | Y | 37 | | | | | | | | 2008 | 2009 | | zpu4: 16 & 32 bit versions, code size | ZPU the worlds smallest 32 bit CPU with GCC tc | |
| zpuino | http://alvie.com | alpha | Alvaro Lopes | forth | 32 | 8 | spartan-6- | James Brakef | 2547 | 6 | 4 | 12 | 126 | ### | 14.7 | 1.00 | 4.0 | 12.3 | X | Y | vhdl | 46 | ppapilo_pr | Y | yes | N | 4G | 4G | Y | 37 | | | | | | | | 2008 | 2012 | | SoC version of modified ZPU | pipelined, removed ucf file | |
| flexgrip | http://www.ecs.uq.edu.au | paper | Kevin Andryc | GPU | 32 | 32 | attrix-7 | James Brakef | 72649 | 6 | 156 | 119 | 100 | ### | 14.7 | 1.00 | 0.1 | 11.0 | X | vhdl | 46 | ggpug_ml505_top_level | Y | yes | N | 16M | 16K | | | | | | | | | | | 2013 | 2016 | http://www.ecs.uq.edu.au | eight GPU processors | requested & received source files | |
| cpus-caddr | https://github.com | untested | Brad Parker | lisp | 32 | 48 | | | | | | | | | | | | | | | verilog | | | Y | lisp | Y | 16M | 16K | | | | | | | | | | | | | | | |
| igor | https://github.com | errors | | lisp | | | kintex-7-3 | James Brakef | missing files | 6 | | | | | ### | 14.7 | 0.33 | 1.0 | | | vhdl | 25 | leval | Y | yes | N | | | | | | | | | | | | | | | | | |
| lispmicrocontr | http://nyuzi.org | errors | Jeff Bush | lisp | 32 | 32 | kintex-7-3 | James Brakef | missing init file | 6 | | | | | ### | 14.7 | 1.00 | 1.0 | | | verilog | 10 | ulisp | Y | yes | N | | | | | | | | | | | | | | | | | |
| latticecico32 | http://www.lattice.com | stable | Yann Siommeau, Mich | LM32 | 32 | 32 | arria_2 | James Brakef | 2166 | 4 | 4 | 30 | 149 | ### | q13.1 | 0.80 | 1.0 | 55.0 | LX | verilog | 24 | lm32_cpu | Y | yes | N | Y | 4G | 4G | Y | 32 | 6 | | | | | 2006 | 2017 | https://en.wikipedia.org | optional data & inst caches | tool kit: LMS for Diamond3.10 | | | |
| latticecico32 | http://www.lattice.com | stable | Yann Siommeau, Mich | LM32 | 32 | 32 | ECP3 | Lattice Semic | 2370 | 4 | 4 | 30 | 115 | ### | q13.1 | 0.80 | 1.0 | 38.8 | LX | verilog | 24 | lm32_cpu | Y | yes | N | Y | 4G | 4G | Y | 32 | 6 | | | | | 2006 | 2017 | https://en.wikipedia.org | optional data & inst caches | tool kit: LMS for Diamond3.10 | | | |
| milkymist | https://github.com | stable | Sebastien Bourdeaudou | LM32 | 32 | 32 | spartan-6 | James Brakef | 13531 | 6 | 31 | 78 | 50 | ### | q14.0 | 0.80 | 1.0 | 3.0 | X | Y | verilog | 169 | system | Y | yes | N | Y | 4G | 4G | Y | 32 | 6 | | | | | 2007 | 2014 | | uses LM32, uses Spartan-6 IO | failed in mapper | | |
| t48 | https://opencores.org | stable | Arnim Laeuger | MCS-48 | 8 | 8 | cyclone-1 | Arnim Laeug | 738 | 4 | | | 1 | 59 | ### | 14.7 | 0.33 | 4.0 | 6.6 | IX | vhdl | 70 | t48_core | Y | asm | N | 256 | 1K | | | | | | | | | | 2004 | 2009 | MCS-48 data sheet | T48 uController | used in several projects | |
| brainfuckcpu | https://opencores.org | beta | Aleksander Kaminski | mem | 8 | 3 | kintex-7-3 | James Brakef | 110 | 6 | | | | 432 | ### | 14.7 | 0.08 | 2.0 | 157.2 | X | verilog | 1 | brainfuck_cpu | N | Y | | | | | 8 | 0 | | | | | | | 2014 | 2015 | http://www.clifford.org | Touring machine like, 2 | | |

| _uP_all_soft_folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | repor ter | com ents | LUTs ALUT | LUT? | mults | blk ram | F max | date | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | SOC | src code | #src files | top file | doc | tool chai | flt pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments | | | |
|---------------------|-------------------------------------------------|-------------|--------------------------|---------------|-----------|-----------|-------------|-----------------------|----------|-----------|------|-------|---------|-------|-------|----------|------------|------------|-----------|---------|-------------|-------------|------------|----------|-----|-----------|--------|---------|----------|-----------|--------|---------|-------|-------|------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|------------------------------------------------------------------------------------|-----------------------------------------|-------------------------------------------------------------------------------------|-----------------------------------|
| nios2 | | proprietary | Altera | Nios II | 32 | 32 | stratix-3 | Altera | consis | 1020 | A | | | 290 | ### | q13.1 | 0.90 | 1.0 | 255.9 | I | | proprietary | | | Y | yes | opt | 4G | 4G | Y | | | 32 | | 2004 | | | flt-pt, caches & MMU options | Nios II/f: fastest version, DMIPS adj, 2.15 Core | | | |
| nios2 | | proprietary | Altera | Nios II | 32 | 32 | stratix-5 | Altera | consis | 584 | A | | | 420 | ### | q16.0 | 0.10 | 1.0 | 71.9 | I | | proprietary | | | Y | yes | opt | 4G | 4G | Y | | | 32 | | 2004 | | | flt-pt, caches & MMU options | Nios II/e: min LUTs version, DMIPS adj, 1.68 Co | | | |
| altor32 | https://opencor | stable | Ultra Embedded | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 1928 | 6 | | 5 | 192 | ### | 14.7 | 1.00 | 1.0 | 76.8 | ILX | | verilog | 16 | altor32 | Y | yes | N | Y | 4G | 4G | Y | | | | | 2012 | 2015 | https://openrisc.i | simplified OpenRISC 1000 | xilinx S3 primitives | | | |
| altor32_lite | https://opencor | stable | Ultra Embedded | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 1928 | 6 | | | 236 | ### | 14.7 | 1.00 | 2.0 | 61.3 | ILX | | verilog | 7 | altor32 | Y | yes | N | Y | 4G | 4G | Y | | | | | 2012 | 2014 | https://openrisc.i | simplified OpenRISC 1000, no pipeline | xilinx S3 primitives | | | |
| minsoc | https://opencor | stable | Raul Fajardo etal | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 4945 | 6 | 4 | 8 | 107 | ### | 14.7 | 1.00 | 1.0 | 21.7 | ILX | Y | verilog | 88 | or1200_td | Y | yes | Y | M | 4G | 4G | Y | | | 32 | | 2009 | 2013 | https://github.com | minimal OR1200, vendor neutral, has caches | | | | |
| mor1kx | https://github.c | stable | Julius Baxter | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 2718 | 6 | 3 | 3 | 217 | ### | 14.7 | 1.00 | 1.0 | 80.0 | X | Y | verilog | 48 | mor1kx | Y | yes | N | M | 4G | 4G | Y | | | 32 | | 2012 | 2018 | https://www.you | lots of configuration parameters | considered best openrisc design | | | |
| or1200 | https://github.c | stable | Damjan Lampret | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 5231 | 6 | 4 | 8 | 118 | ### | 14.7 | 1.00 | 1.0 | 22.5 | X | Y | verilog | 78 | or1200_td | Y | yes | Y | M | 4G | 4G | Y | | | 32 | | 2010 | 2015 | https://openrisc.i | best older openrisc implementation | no LUT RAM for reg file | | | |
| or1200_hp | https://opencor | stable | Strauch Tobias | OpenRISC | 32 | 32 | virtex-5 | Strauch 3 slot | 5602 | 6 | | | 185 | ### | | 1.00 | 1.0 | 33.1 | X | | verilog | 39 | or1200_ic | Y | yes | Y | M | 4G | 4G | Y | | | 32 | | 2010 | 2013 | https://openrisc.i | 3 slot barrel version of OR1200 | numbers from published paper | | | |
| or1200_soc | https://opencor | stable | gaz | OpenRISC | 32 | 32 | cyclone-2 | James missing files | 4 | | | | ### | q11.1 | 0.67 | 2.0 | | | | Y | verilog | 39 | top | Y | yes | Y | M | 4G | 4G | Y | | | 32 | | 2011 | 2012 | https://openrisc.i | OpenRISC on Terasic DE1 board | | | | |
| or1200mp | https://github.c | stable | Stefan Wallentowitz | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 4960 | 6 | 4 | 8 | 111 | ### | 14.7 | 1.00 | 1.0 | 22.4 | X | Y | verilog | 104 | or1200_td | Y | yes | Y | M | 4G | 4G | Y | | | 32 | | 2012 | 2012 | https://openrisc.i | multiprocessor variant, single core | | | | |
| or1k | https://opencor | stable | Julius Baxter, Stefan Kr | OpenRISC | 32 | 32 | kintex-7-3 | James Brakef | 3299 | 6 | 3 | 3 | 189 | ### | 14.7 | 1.00 | 1.0 | 57.3 | IX | Y | verilog | 39 | mor1kx | Y | yes | N | M | 4G | 4G | Y | | | 32 | | 2001 | 2018 | https://opencor | no longer supported, see mor1kx | cappuccino ALU | | | |
| or1k_soc | https://opencor | mature | Xianfeng Zeng | OpenRISC | 32 | 32 | arria-2 | James syntax errors | 6 | | | | ### | q18.0 | 1.00 | 1.0 | | | | Y | verilog | 194 | or1k_soc | Y | yes | | | 4G | 4G | Y | | | 32 | | 2009 | 2010 | https://openrisc.i | SoC using OpenRISC 1200 | huge tar file | | | |
| or1k-cf | https://opencor | alpha | Kenr | OpenRISC | 32 | 32 | | | | | | | | | | | | | | | confluence | | | | | | | | | | | | 2004 | 2009 | | | | | | | | |
| pdp1 | https://opencor | alpha | Yann Vernier | PDP1 | 18 | 18 | spartan-3a | James Brakef | 1390 | 4 | | | 6 | 138 | ### | 14.7 | 0.50 | 10.0 | 5.0 | X | | vhdl | 15 | top | Y | yes | N | N | 4K | 4K | | | | | 2011 | 2017 | http://pdp-1.com | PDP-1 descended from MIT TX-0 | uses Minimal UART from opencores | | | |
| ks10 | http://www.tec | alpha | Brad Doyle | PDP10 | 36 | 36 | spartan-6-2 | Rob Doyle | 4427 | 6 | | 15 | 50 | ### | 14.7 | 1.00 | 2.0 | 5.6 | X | | verilog | 39 | esm_ks10 | Y | yes | Y | N | | | | | | | | | 2011 | 2014 | | | | 36-bit accum & 18-bit adrs | ucf file, most tests pass |
| cpus-pdp11 | https://github.c | untested | Brad Parker | pdp11 | 16 | 16 | | | | | | | | | | | | | | | verilog | | | Y | yes | N | 64K | 64K | Y | | | 8 | | 2006 | 2016 | | | | A working PDP-11 cpu with an RK11 disk emulator which uses a IDE disk as a backing | | | |
| pdp11-34veril | www.heeltoe.c | stable | Brad Parker | PDP11 | 16 | 16 | arria-2 | James Brakef | 2532 | A | | | 126 | ### | q13.1 | 0.67 | 2.0 | 16.7 | IX | Y | verilog | 24 | pdp11 | Y | yes | N | 64K | 64K | | 70 | 13 | 8 | | | 2009 | | | PDP11 data sheets | boots & runs RT-11, EIS inst & MMU | | | |
| pdp2011 | http://pdp2011 | stable | Bytse van Slooten | PDP11 | 16 | 16 | kintex-7-3 | James Brakef | 5060 | 6 | 1 | | 205 | ### | 14.7 | 0.67 | 2.0 | 13.6 | IX | Y | vhdl | 3 | cpu | Y | yes | Y | N | 64K | 64K | | 70 | 13 | 8 | | | 2008 | 2014 | | PDP11 data sheets | SoC, build files for A&X boards | | |
| pop11-40 | http://www.ip-s | simulation | Naohiko Shimizu | PDP11 | 16 | 16 | ep1K | Naohiko Shim | 2687 | 4 | | | 20 | ### | | 0.67 | 2.0 | 2.5 | I | | NSL | 17 | top | Y | yes | N | 64K | 64K | Y | 70 | 13 | 8 | | | 2009 | | www.ip-arch.jp/in | Boots UNIX | various papers, no verilog or vhd | | | |
| w11 | https://opencor | alpha | Walter Mueller | PDP11 | 16 | 16 | kintex-7-3 | James Brakef | 1760 | 6 | 1 | 1 | 147 | ### | 14.7 | 0.67 | 2.0 | 28.0 | X | Y | vhdl | 118 | pdp11_co | Y | yes | N | 4M | 4M | Y | 70 | 13 | 8 | | | 2010 | 2013 | | PDP11 data sheets | Boots UNIX, has MMU & cache, retro | PDP-11/70 CPU core and SoC | | |
| cpus-pdp8 | https://github.c | untested | Brad Parker | pdp8 | 12 | 12 | spartan-3 | James Brakef | 1557 | 4 | | 1 | | ### | 14.7 | 0.40 | 2.0 | | | | Y | verilog | 15 | top | Y | yes | N | 4K | 4K | | | | | | | 2004 | 2016 | | | | A working PDP-8/i cpu with an RF08 disk emulator which uses a IDE disk as a backing | |
| pdp8 | https://opencor | alpha | Joe Manojlovic, Rob T | PDP8 | 12 | 12 | kintex-7-3 | James Brakef | 1219 | 6 | 1 | | 183 | ### | 14.7 | 0.50 | 2.0 | 37.5 | X | Y | vhdl | 55 | cpu | Y | yes | N | 32K | 32K | | | | 8 | | | 2012 | 2013 | | PDP8 data sheets | PDP-8 Processor Core and System | Boots OS/8, runs apps, several variants | | |
| pdp8l | https://opencor | beta | Ian Schofield | PDP8 | 12 | 12 | cyclone-3 | James Brakef | 1088 | 4 | | 48 | 63 | ### | q13.1 | 0.50 | 2.0 | 14.4 | I | | vhdl | 11 | top | Y | yes | N | 4K | 4K | | | | | | | 2013 | 2013 | | PDP8 data sheets | Minimal PDP8/L implementation with 4K disk monitor system | | | |
| pdp8verilog | www.heeltoe.c | stable | Brad Parker | PDP8 | 12 | 12 | kintex-7-3 | James Brakef | 505 | 6 | | | 366 | ### | 14.7 | 0.50 | 2.0 | 181.3 | X | | verilog | 18 | pdp8 | Y | yes | N | 32K | 32K | | | | 8 | | | 2005 | 2010 | | PDP8 data sheets | boots & runs TSS/8 & Basic | | | |
| synpic12 | | stable | Miguel Angel Ajo Pelay | PIC12 | 8 | 12 | kintex-7-3 | James Brakef | 474 | 6 | | 1 | 197 | ### | 14.7 | 0.33 | 1.0 | 136.8 | IX | | vhdl | 7 | synpic12 | Y | yes | N | 256 | 2K | Y | | | | | | 2011 | 2011 | http://projects.nb | CHDL to verilog | bad weblink | | | |
| altium/TSK165 | http://techdocs | proprietary | Altium | PIC16 | 8 | 12 | spartan-3-5 | Altium | 416 | 4 | | | 50 | | | 0.33 | 2.0 | 19.8 | AIXL | | proprietary | | | Y | yes | N | Y | 256 | 4K | Y | | | | | 2004 | 2017 | | CR0140.pdf, CR01 | frozen, asm, C, C++, schem, VHDL & V | default clock speed is 50MHz | | |
| cpic | http://www.002 | stable | Sumio Morioka | PIC16 | 8 | 14 | arria-2 | James ROM paramete | A | | | | ### | q13.1 | 0.67 | 1.0 | | | | I | vhdl & v | 5 | CQPIC | Y | yes | N | Y | 256 | 4K | Y | | | | | 1999 | 2004 | | PIC16 data sheets | LPM macros | | | |
| free_risc8 | https://web.arcl | stable | Thomas Coonan | PIC16 | 8 | 14 | kintex-7-3 | James Brakef | 355 | 6 | | | 142 | ### | 14.7 | 0.33 | 1.0 | 132.2 | X | | verilog | 8 | cpu | Y | yes | N | 256 | 4K | Y | | | | | | 2002 | 2011 | https://web.archive.org/web/20120309123835/http://www.mindspring.com/~tcoonan/index.html | SOC LUT count | core at P16C5X | | | |
| m16c5x | https://opencor | mature | Michael Morris | PIC16 | 8 | 14 | spartan-3 | Michael Braki | 1217 | 4 | | 3 | 60 | ### | | 0.33 | 1.0 | 16.3 | X | Y | verilog | 3 | m16c5x | Y | yes | N | Y | 256 | 4K | Y | | | | | | 2013 | 2014 | | | | | |
| minirisc | https://opencor | stable | Rudolf Usselmann | PIC16 | 8 | 14 | spartan-3 | Rudolf Ussel | 460 | 4 | | | 80 | ### | | 0.33 | 1.0 | 57.4 | X | | verilog | 7 | risc_core | Y | yes | N | Y | 256 | 4K | Y | | | | | | 2001 | 2012 | | PIC16 data sheets | | | |
| p16c5x | https://opencor | mature | Michael Morris | PIC16 | 8 | 14 | kintex-7-3 | James Brakef | 378 | 6 | | | 252 | ### | 14.7 | 0.33 | 1.0 | 220.2 | IX | | verilog | 3 | P16C5x | Y | yes | N | Y | 256 | 4K | Y | | | | | | 2013 | 2014 | | PIC16 data sheets | | | |
| pic_coonan | | alpha | Tom Coonan | PIC16 | 8 | 14 | kintex-7-3 | James Brakef | 328 | 6 | | 1 | 165 | ### | 14.7 | 0.33 | 1.0 | 166.1 | X | | verilog | 7 | piccpu | Y | yes | N | Y | 256 | 4K | Y | | | | | | | 1999 | | | | | risc8 by Tom Coonan also a PIC uP |
| pic-16c5x | https://tams-wv | errors | Ernesto Romani | PIC16 | 8 | 12 | kintex-7-3 | James std library pro | 6 | | | | ### | 14.7 | 0.33 | 2.0 | | | | | vhdl | 16 | pic_core | Y | yes | N | Y | 256 | 4K | Y | | | | | | 1998 | 2002 | | PIC16 data sheets | as part of thesis? | | |
| ppx16 | https://opencor | stable | Daniel Wallner | PIC16 | 8 | 14 | kintex-7-3 | James missin | 409 | 6 | | | 238 | ### | 14.7 | 0.33 | 1.0 | 192.1 | X | | vhdl | 10 | P16C55 | Y | yes | N | Y | 256 | 4K | Y | | | | | | 2002 | 2009 | | PIC16 data sheets | with fake instruction ROM | | |
| recore54 | | beta | Hans Tiggeler | PIC16 | 8 | 14 | kintex-7-3 | James Cannot find <rd | 6 | | | | ### | 14.7 | 0.33 | 1.0 | | | | | vhdl | 20 | rcore54_s | Y | yes | N | Y | | | | | | | | | | | | | | | |

| uP_all_soft folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | repor ter | com ents | LUTs | ALUTs | LUT? mults | blk ram | F max | date | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | ven dor | SOC | src code | #src files | top file | doc | tool chai | flt pt | max dat | max inst | byte adrs | # inst | adr mod | # reg | pip e | start year | last revis | secondary web link | note worthy | comments |
|--------------------|---------------------------------------------------------------------------------------------------------------------|-----------|--------------------------|---------------|-----------|-----------|------------|------------------|-----------------|------|-------|------------|---------|-------|-------|----------|------------|------------|-----------|---------|-----|----------|------------|----------|-----|-----------|--------|---------|----------|-----------|--------|---------|-------|-------------------------------------------------------------------------------|-------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------|----------|
| riscv_rocket | https://github.com/AndrewWaterman/riscv-rocket | scala | Andrew Waterman | risc-v | 32 | 32 | | | | | | | | | | | | | | | Y | scala | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2016 | 2018 | | | | |
| riscv_rpu | https://github.com/ColinRiley/riscv-rpu | untested | Colin Riley | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2015 | 2018 | http://labs.domip | Series of 16 tutorials on uP design, w/RPU uP, TPU now discarded | | | |
| riscv_rv01_core | https://opencores.org/viewsvn/rev01_core | stable | Stefano Tonello | risc-v | 32 | 32 | kintex-7-3 | James Brakef | 13997 | 6 | 4 | 62 | 130 | ## | 14.7 | 1.00 | 1.0 | 9.3 | X | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2015 | 2017 | | all files in one directory | two self test tops | | |
| riscv_rv12 | https://github.com/RoaLogic/riscv_rv12 | untested | Roa Logic BV | risc-v | 32 | 32 | arria-2 | James Brakefield | | A | | | | | ## | q18.0 | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | https://roalogic.com | | | | |
| riscv_scr1 | https://github.com/Syntacore/riscv_scr1 | untested | Syntacore | risc-v | 32 | 32 | arria-2 | James Brakefield | | A | | | | | ## | q18.0 | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2017 | 2018 | http://syntacore.com | | | | |
| riscv_scr1 | https://github.com/Syntacore/riscv_scr1 | untested | Syntacore | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2017 | 2018 | http://syntacore.com | | | | |
| riscv_shakti | https://bitbucket.org/Sifive/riscv_shakti | untested | | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | https://www.sifive.com | 500MB download | | | |
| riscv_sifive | https://www.sifive.com/riscv_sifive | asic | | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | https://www.sifive.com | ASIC IP house, 32-bit "freedom" core | free Artix-7 bitstream | | |
| riscv_sifive | https://www.sifive.com/riscv_sifive | asic | | risc-v | 64 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | https://www.sifive.com | ASIC IP house, 64-bit "freedom" core | free Artix-7 bitstream | | |
| riscv_sodor | https://github.com/UCBerkeley/riscv_sodor | scala | UC Berkeley | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | | 1, 2, 3 and 5 stage pipe versions | | | |
| riscv_taiga | https://gitlab.com/EricMatthews/riscv_taiga | stable | Eric Matthews | risc-v | 32 | 32 | zynq | | | 1551 | | 1 | 123 | | | | 1.00 | 1.0 | 79.3 | X | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2017 | | | TAIGA: A new RISC-V soft-processor f | 33% smaller & 39% faster than LEON3 | | |
| riscv_urv-core | https://github.com/TomaszWlostowski/riscv_urv-core | error | Tomasz Wlostowski | risc-v | 32 | 32 | kintex-7-3 | James | missing files | | | | | | ## | 14.7 | 1.00 | 1.0 | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2015 | 2015 | | | | | |
| riscv_vexriscv | https://github.com/CharlesPapon/riscv_vexriscv | beta | Charles Papon | risc-v | 32 | 32 | artix-7 | Charles Papon | 481 | 6 | | | 346 | | | | 0.52 | 1.0 | 374.1 | X | | | | Y | yes | N | 4M | 4M | Y | | | | | | https://riscv.org/2 | performance #s for 8 configurations c | "Briey" is SOC variant | | |
| riscv_vexriscv | https://github.com/CharlesPapon/riscv_vexriscv | scala | Charles Papon | risc-v | 32 | 32 | artix-7-3 | Charles Papon | 1399 | 6 | | | 295 | | | | 1.00 | 1.0 | 210.9 | X | Y | | | Y | yes | N | 4G | 4G | Y | | | 32 | | | https://riscv.org/2 | performance #s for 8 configurations c | "Briey" is SOC variant | | |
| riscv_vhdl | https://opencores.org/viewsvn/vhdl | errors | Sergey Khabarov | risc-v | 64 | 32 | kintex-7-3 | James | many files, mis | 6 | | | | | ## | 14.7 | 1.00 | 1.0 | | | Y | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2016 | 2018 | https://github.com | System-On-Chip based on bare Rocke | both rocket & river cores | | |
| riscv_zscale | https://github.com/UCBerkeley/riscv_zscale | scala | UC Berkeley | risc-v | 32 | 32 | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2015 | 2017 | | not maintained & not conformant | | | |
| vscale | https://github.com/UCBerkeley/riscv_vscale | stable | UC Berkeley | risc-v | 32 | 32 | kintex-7-3 | James Brakef | 3072 | 6 | | | 127 | ## | 14.7 | 1.00 | 1.0 | 41.2 | X | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2016 | 2017 | | risc-v RV32IML vscale processor, depre | deprecated: not up to date (risc-v) | | |
| varvi | https://github.com/TommyThorn/riscv_varvi | beta | Tommy Thorn | risc-v | 32 | 32 | kintex-7-3 | James Brakef | 2152 | 6 | | 17 | 122 | ## | 14.7 | 1.00 | 2.0 | 28.3 | X | | | | | Y | yes | N | 4G | 4G | Y | | 3 | 2016 | | | | no multiply or divide | simplified implementation of RISC-V | | |
| f32c | https://github.com/markozec/riscv_f32c | beta | marko zec, vordah, Dar | risc-v/MIPS | 32 | 32 | artix-7-3 | zec & vordah | 1048 | 6 | 4 | 33 | 185 | ## | 14.7 | 1.00 | 1.0 | 176.5 | X | | | | | Y | yes | N | 4G | 4G | Y | 30 | 32 | 5 | 2014 | 2018 | http://www.nxlab | MIPS or RISC-V ISA, Arduino support | https://www.youtube.com/watch?v=55MzMH | | |
| fcjcore_aka_sh2 | https://www.j-core.com/riscv_fcjcore_aka_sh2 | difficult | Jeff Dionne, Rob Landl | SH2 | 32 | 16 | | | | | | | | | | | | | | | | | | | Y | yes | N | 4G | 4G | Y | | | 32 | 2016 | 2017 | https://www.youtube.com/watch?v=55MzMH | Americans in Japan | | |
| fgpu | https://github.com/MuhammedAlKadi/riscv_fgpu | stable | Muhammed al Kadi | SIMT | 32 | 16 | zynq7045 | Muhammed al Kadi | 128K | 6 | 192 | 167 | | | ## | v17.2 | | | | X | | | | | Y | yes | Y | 4G | 4G | Y | | | 32 | 2016 | 2017 | https://dl.acm.org | vivado flt-pt IP, benchmarks, wikipedia: GPGP | | |
| leon2 | https://github.com/JiriGaisler/riscv_leon2 | stable | Jiri Gaisler | SPARC | 32 | 32 | cyclone-1 | Klas Westerlu | 7554 | 4 | 42 | 50 | ## | | | | 1.00 | 1.0 | 6.6 | I | | | | Y | yes | Y | 4G | 4G | Y | | | 64 | 5 | 1999 | 2003 | https://en.wikipedia | LUT #s from Nios vs Leon2 compariso | https://www.gaisler.com/index.php/products/ | |
| leon2 | https://github.com/JiriGaisler/riscv_leon2 | stable | Jiri Gaisler | SPARC | 32 | 32 | kintex-7-3 | James Brakef | 5992 | 6 | 1 | 12 | 133 | ## | 14.7 | 1.00 | 1.0 | 22.3 | X | | | | | Y | yes | Y | 4G | 4G | Y | | | 64 | 5 | 1999 | 2003 | https://en.wikipedia | large config file, rad-hard asic version | https://www.gaisler.com/index.php/products/ | |
| leon3 | http://www.gaisler.com/riscv_leon3 | stable | Jiri Gaisler, Jan Anders | SPARC | 32 | 32 | kintex-7-3 | Jiri Gaisler | 2920 | 6 | | | 183 | | | | 1.00 | 1.0 | 62.7 | AIXL | Y | | | Y | yes | Y | 4G | 4G | Y | | | 64 | 7 | 2003 | 2017 | https://en.wikipedia | customized for ~50 FPGA boards, com | smallest version, no fltg-pt, large config file | |
| openipiton | http://parallelp.org/riscv_openipiton | difficult | mmckeown | SPARC | 32 | 32 | kintex-7-3 | James | too many files | 6 | | | ## | 14.7 | 1.00 | 1.0 | | | | | | | | Y | yes | Y | 4G | 4G | Y | | | 64 | 2015 | 2018 | http://parallelp.org | Princeton Un. | both FPGA & ASIC, very many source files | | |
| s1_core | https://opencores.org/viewsvn/s1_core | stable | Fabrizio Fazzino etal | SPARC | 64 | 32 | kintex-7-3 | James Brakef | 52845 | 6 | 8 | 59 | 56 | ## | 14.7 | 2.00 | 1.0 | 2.1 | IX | | | | | Y | yes | Y | 4G | 4G | Y | | | 32 | 2007 | 2012 | https://en.wikipedia | reduced version of OpenSPARC T1 | Vivado run | | |
| sparc64soc | https://opencores.org/viewsvn/sparc64soc | alpha | Dmitry Rozhdstvenski | SPARC | 64 | 32 | kintex-7-3 | James | errors | 6 | | | ## | 14.7 | 2.00 | 1.0 | | | | | Y | | | Y | yes | N | 4G | 4G | Y | | | | 2009 | 2010 | | huge source file count | work in progress with no progress | | |
| temlib | http://temlib.org/riscv_temlib | stable | | SPARC | 32 | 32 | kintex-7-3 | James Brakef | 3730 | 6 | 5 | | 111 | ## | 14.7 | 1.00 | 1.0 | 29.8 | X | | | | | Y | yes | N | 4G | 4G | Y | | | 64 | 2013 | 2015 | SparcV8 (SparcSta | copywrite: experimental use | options for fltg-pt, pipeline, mul & div configur | | |
| temlib | http://temlib.org/riscv_temlib | stable | | SPARC | 32 | 32 | kintex-7-3 | James Brakef | 2579 | 6 | 32 | 111 | ## | 14.7 | 1.00 | 1.0 | 43.1 | X | | | | | | Y | yes | N | 4G | 4G | Y | | | 64 | 2013 | 2015 | SparcV8 (SparcSta | copywrite: experimental use | has caches | | |
| hive | https://opencores.org/viewsvn/hive | stable | Eric Wallin | stack | 32 | 16 | arria-2 | James Brakef | 1420 | A | 8 | 24 | 283 | ## | q13.1 | 1.00 | 1.0 | 199.4 | ILX | | | | | Y | yes | N | 40 | | | 10 | 8 | 2013 | 2015 | | 4 symmetrical stacks, eight threads via pipeline barrel | chapter 4.3 in Koopman | | | |
| m17 | http://users.ece.cmu.edu/~m17/riscv_m17 | asic | Phillip Koopman | stack | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| minicpu | http://www.cs.hirshirotsugu.com/riscv_minicpu | stable | Hirotsugu Nakano | stack | 16 | 5 | kintex-7-3 | James | lots of | 433 | 6 | 1 | 1 | 128 | ## | 14.7 | 0.33 | 1.0 | 97.7 | X | | | | Y | yes | N | 4K | 4K | N | 26 | | | 2008 | 2018 | | | | | |
| minicpu-s | https://github.com/MichaelMorris/riscv_minicpu-s | stable | Michael Morris | stack | 16 | 8 | kintex-7-3 | James Brakef | 147 | 6 | | | 741 | ## | 14.7 | 0.67 | 28.0 | 120.6 | X | | | | | Y | yes | N | 4K | 4K | N | 33 | | | 2012 | 2013 | | separate source for each CPLD chip, u | fits (2) XC9500 CPLD | | |
| mprozb | http://www.bitli.com/riscv_mprozb | stable | K. Lee | stack | 16 | 16 | kintex-7-3 | James | schematic | 6 | | | ## | 14.7 | 1.00 | 1.0 | | | | | | | | Y | asm | N | | 32K | | | | | 1999 | 2007 | https://groups.google | little documentation, CPLD implemen | *.1 schematics, also mproz3 | | |
| pancake | https://people.ece.cmu.edu/~pancake/riscv_pancake | stable | Bruce Land | stack | 16 | 5 | kintex-7-3 | James | bypass | 441 | 6 | 1 | 1 | 128 | ## | 14.7 | 0.67 | 1.0 | 194.8 | X | | | | Y | yes | N | 4K | 4K | | 31 | | | 2010 | 2014 | http://www.cs.hirshirotsugu.com | The Pancake Stack Machine derived f | Cornell ECE5760 | | |
| tiny_cpu | http://www.cs.hirshirotsugu.com/riscv_tiny_cpu | errors | K. Nakano | stack | 16 | | kintex-7-3 | James | multiple assign | 6 | | | ## | 14.7 | 0.66 | 3.0 | | | IX | | | | | Y | yes | N | 4K | 4K | | | | 2007 | 2009 | http://www.cs.hirshirotsugu.com | different from tinycpu | uses Flex, Bison & Perl to create gcc compiler | | | |
| the12X_12uP | https://opencores.org/viewsvn/the12X_12uP | alpha | James Brakefield | stack/acc | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| _uP_all_soft folder | opencores or primary link | status | author | style / clone | data size | inst size | FPGA | reporter | comments | LUTs ALUT | LUT? | mults | blk ram | F max | date | tool ver | MIPS /inst | clks/ inst | KIPS /LUT | vendor | SOC | src code | #src files | top file | doc | tool chain | flt pt | Hav'd | max data | max inst | byte adrs | # inst | adr mod | # reg | pipe len | start year | last revis | secondary web link | note worthy | comments | |
|---------------------|-------------------------------------------------------------------------|----------|----------------------------|---------------|-----------|-----------|-------------|--------------|------------------|-----------|------|-------|---------|-------|------|----------|------------|------------|-----------|--------|-----|----------|------------|-----------|-----|------------|--------|-------|----------|----------|-----------|--------|---------|-------|----------|------------|------------|-----------------------------------------------------|----------------------------------------------------------------------------------|---------------------------------------------|------------------------------|
| soc280 | http://sowerbutts.com | stable | Will Sowerbutts | Z80 | 8 | 8 | spartan-6-3 | James | constr | 2568 | 6 | | 15 | 93 | ### | 14.7 | 0.33 | 3.0 | 4.0 | X | | vhdl | 25 | top_level | Y | yes | N | N | 64K | 64K | Y | | | | | 2013 | 2014 | z80 data sheets | based on Daniel Wallner's T80, for Papilio Pro board | | |
| t80 | https://opencores.org | stable | Daniel Wallner | Z80 | 8 | 8 | kintex-7-3 | James | Z80 m | 1389 | 6 | | | 163 | ### | 14.7 | 0.33 | 3.0 | 12.9 | X | | vhdl | 5 | T80a | Y | yes | N | N | 64K | 64K | Y | | | | | 2002 | 2018 | z80 data sheets | Z80, 8080 & gameboy inst sets, several usages | | |
| tv80 | https://opencores.org | mature | Guy Hutchison, Howar | Z80 | 8 | 8 | kintex-7-3 | James Brakef | | 1207 | 6 | | | 182 | ### | 14.7 | 0.33 | 3.0 | 16.6 | IX | | verilog | 6 | tv80n | Y | yes | N | N | 64K | 64K | Y | | | | | 2004 | 2018 | https://github.com | derived from Daniel Wallner's T80, ASIC implementations | | |
| wb_z80 | https://opencores.org | stable | Brewster Porcella | Z80 | 8 | 8 | kintex-7-3 | James Brakef | | 2025 | 6 | | | 144 | ### | 14.7 | 0.33 | 3.0 | 7.8 | X | | verilog | 4 | z80_core | Y | yes | N | N | 64K | 64K | Y | | | | | 2004 | 2012 | z80 data sheets | derived from Guy Hutchison TV80 | Wishbone High Performance Z80 | |
| y80e | https://opencores.org | stable | Sergey Belyashov | Z80 | 8 | 8 | kintex-7-3 | James | errors | | 6 | | | | ### | 14.7 | 1.00 | 3.0 | | | | verilog | 15 | top_level | Y | yes | N | N | 64K | 64K | Y | | | | | 2013 | 2013 | z80 data sheets | Y80e - Z80/Z180 compatible processor based on Y80 from "Microprocessor Design Us | | |
| z80control | https://opencores.org | alpha | Tyler Pohl | Z80 | 8 | 8 | kintex-7-3 | James Brakef | | 1483 | 6 | | | 189 | ### | 14.7 | 0.33 | 3.0 | 14.0 | X | Y | verilog | 55 | top_de1 | Y | yes | N | N | 64K | 64K | Y | | | | | 2010 | 2012 | | Microprocessor targeting embedded | interfaces to DRAM, based on T80 core | |
| z80soc | https://opencores.org | stable | Ronivon Costa | Z80 | 8 | 8 | spartan-3e | James Brakef | | 2474 | 4 | 2 | 19 | 78 | ### | 14.7 | 0.33 | 3.0 | 3.4 | IX | Y | vhdl | 19 | top_s3e | Y | yes | N | N | 64K | 64K | Y | | | | | 2008 | 2016 | | based on Daniel Wallner's T80 | | |
| complete_8bit | https://www.guyhutchison.com | stable | Van-Lei Le | | 8 | 8 | kintex-7-3 | James | modifi | 208 | 6 | | 1 | 260 | ### | 14.7 | 0.33 | 3.0 | 137.5 | X | | vhdl | 6 | computer | N | no | N | N | 96 | 128 | Y | | | | | 2016 | | | | memory_unit uses block RAM, IO ports pruned | |
| gpu | https://opencores.org | stable | Diego A. Idarraga | | | | kintex-7-3 | James | errors in source | 6 | | | | | ### | 14.7 | 1.00 | 1.0 | | | | vhdl | 21 | gpu | N | no | N | N | | | | | | | | | 2015 | 2015 | | graphic processing unit | coding errors |
| pycpu | https://pycpu.org | myhdl | Norbert Feurle | | | 8 | | | | | | | | | | | | | | | | myhdl | | | | | | | | | | | | | | 2013 | | https://pycpu.org | python hardware processor | | |
| reduceron | https://www.cs.cmu.edu | stable | Matthew Naylor/Tommy Thorm | | | | | | | | | | | | ### | | | | | | IX | | | | | | | | | | | | | | | 2008 | 2018 | https://github.com | hardware for functional programming | red-lava generates the RTL | |
| simplecpu | https://www.usc.edu | untested | Michael Freeman | | | | | | | | | | | | | | | | | | | vhdl | | | | | | | | | | | | | | | 2018 | | https://www-user.cs.cmu.edu | Educational, also a version 2 with VHDL | possibly same as cpu_mcnally |

86 # usable(beta, stable) 1 16 34 69 446 ## 423 ## 185 verilog 255 430 47
49 "B" or "X" of limit 1 602 539 536 vhd 248

MIPS/MHz Pro-rating for data size:

| | | | | | | | |
|--------|------|--------|------|---------------------------------|------|-------------|----|
| 1-bit | 0.04 | 16-bit | 0.67 | 64-bit | 2.00 | sys verilog | 25 |
| 4-bit | 0.17 | 24-bit | 0.80 | Silicon Area equivalents | | proprietary | 35 |
| 8-bit | 0.33 | 32-bit | 1.00 | LUTs/DSP48 | 16:1 | scala | 8 |
| 12-bit | 0.40 | 48-bit | 1.50 | LUTs/Block RAM | 32:1 | | |

Under the assumption that the core is capable of one instruction per clock

Web page DMIPS per clock cycle per core en.wikipedia.org/wiki/Instructions_per_clock_cycle community.freesc.org www.eembc.org/coremark/index.php
DMIPS per clock for many microprocessors: http://en.wikipedia.org/wiki/Instructions_per_clock_cycle

| | |
|-----|-------------|
| 68 | paper only |
| 52 | educational |
| 25 | weak start |
| 6 | up_cores |
| 5 | in limbo |
| 10 | planning |
| 38 | simulation |
| 573 | main+sim |
| 535 | net main |
| 649 | total |

| | |
|-----|----------------|
| 245 | VHDL |
| 252 | Verilog |
| 25 | System Verilog |
| 8 | Spinal/Scala |
| 7 | VHDL & Verilog |
| 3 | MyHDL |
| 36 | proprietary |
| 13 | other |
| 3 | Schematic |
| 592 | total |

418 designs with FOM (KIPS/LUT) results (some duplicates due to multiple FPGA runs)
385 designs with best FOM (likely true measure of # of usable designs)

| Column Titles | Details |
|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| "A" | A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original |
| "B" | used to indicate best KIPS/LUT for a given design, usually using fast FPGA family |
| cat | main, educational, planning, simulation, paper, in limbo or weak |
| _uP_all_soft folder | if opencores design is their folder name, otherwise my folder name |
| opencores or primary link | about 200 designs in open cores, about 100 in github |
| status | ASIC, paper (detailed in), planning (no source), alpha, beta, stable, mature, proprietary, untested; incomplete, educational typically <16 instructions, simulation |
| author | First Name, Last Name or university or corporation |
| style / clone | part number or "forth", RISC, accumulator, etc. "asic" indicates: avail as asic & fpga, an asic netlist source or a hard core within fpga chip |
| data size | data register size in bits |
| inst size | shortest instruction size in bits |
| FPGA | FPGA family for compile, place, route & timing, usually using fastest part grade |
| reporter | First Name, Last Name |
| comments | compile, place, route & timing problems |
| LUTs ALUT | total number of LUTs, ALUTs or tiles used including route-thrus & otherwise unavailable |
| LUT? | 4-LUT, 6-LUT, Altera ALUT, Actel Tile |
| mults | total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up |
| blk RAM | total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up |
| Fmax | maximum primary clock speed from compile, place & route run with best clock constraint, fastest part, best die temp |
| date | date of compile, place & route; serves to identify source version |
| tool ver | Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number |
| MIPS /inst | prorated DMIPS per instruction, reduced for data word sizes under 32-bits, greater than one for multiple issue processors |
| clks/ inst | number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP |
| KIPS /LUT | figure of merit, does not include effects of memory capacity, floating point or instruction set quality |
| Vendor | Vendors for which design builds: Actel: Libero, Intel(Altera): Quartus; Latticesemi: Diamond & iCEcube, Xilinx: ISE & Vivado |
| Prog File | FPGA family build projects present: X: Sn, A7, Kn, Vn, Zn; A: Mn, Arn, Cn, Stn; M: Tn, Pf, Fn; L: En, Mhn, Sbn, Xpn; n is family generation # |
| SOC | B: bare core (no RAM connections or memory access delay), Y: System on a Chip (has peripherals) |
| src code | VHDL or Verilog or System Verilog or schematic or gates or Proprietary or Scala etc |
| # src files | number of source files for compile, place, route & timing |
| top file | top file for compile, place, route & timing run, multiple versions of same design distinguished here |
| doc | is documentation provided? |
| tool chain | is there a compiler or assembler provided or available |
| flt pt | does the compile, place, route & timing run include floating point? |
| Hav'd | H: separate instruction and data memory(s), 2C: # caches, M: MMU, N: von Neuman (single memory bus) |
| max data | maximum data address |
| max inst | maximum instruction address |
| byte adrs | is byte addressing provided |
| # inst | number of unique instructions, conditionals count as one instruction, somewhat subjective |
| # adr modes | abs, imm, PC rel, indexed, reg-reg indexed; stack, indir, indir++, --indir; (indir), (indir++), (--indir), (indexed), abs-short/direct page, scaled |
| # reg | number of registers in register file |
| pipe len | number of pipeline stages |
| start year | year of first design activity |
| last revis | last year for revisions or web page updates |
| secondary web link | secondary web address |
| note worthy | anything special about the design |