OpenCores
URL https://opencores.org/ocsvn/uart2bus_testbench/uart2bus_testbench/trunk

Subversion Repositories uart2bus_testbench

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 HanySalah 2498d 10h /
11 + add the first edition of coverage driven methodogy for text mode only HanySalah 2498d 10h /
10 add maximum simulation time + refine the reporting phase HanySalah 2498d 12h /
9 Change the verbosity of passed test message to be UVM_HIGH + add the reporting message in the report phase in testfile HanySalah 2498d 13h /
8 HanySalah 2627d 18h /
7 Remove run tests from topmodule HanySalah 2986d 10h /
6 HanySalah 2986d 10h /
5 remove coverage requirement section HanySalah 2986d 22h /
4 HanySalah 2986d 23h /
3 HanySalah 2986d 23h /
2 Initial Version HanySalah 3012d 12h /
1 The project and the structure was created root 3013d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.