OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] [virtex7_pcie_dma/] [trunk/] - Rev 47

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Deleted all files, the repository was moved to Nikhef Gitlab, files will come back to OpenCores when it supports git. fransschreuder 930d 06h /virtex7_pcie_dma/trunk/
46 New Vivado version, changed regmap clock, added byte enable to regmap
* Updated wupper for Vivado 2018.1
* Byte enable on registermap is now supported
* Fixed i2c mux reset (inversion) on VC709 board
* Regmap is now running on 25 MHz for better timing, this was 41.6 MHz
* registers can now be disabled at build time using the generate statement in the .yaml file
fransschreuder 1777d 04h /virtex7_pcie_dma/trunk/
45 Fixed duplicate driver and Vivado 2018.1 PCIe core fransschreuder 1801d 12h /virtex7_pcie_dma/trunk/
44 EDITED: added image size aborga 1889d 04h /virtex7_pcie_dma/trunk/
43 ADDED: README.md to be parsed by the OC project page aborga 1889d 09h /virtex7_pcie_dma/trunk/
42 Added filter in wuppercodegen in order to generate 2d arrays of registers fransschreuder 2234d 09h /virtex7_pcie_dma/trunk/
41 Added brief description of Wishbone broel 2334d 08h /virtex7_pcie_dma/trunk/
40 Updated comment header for syscon. broel 2334d 10h /virtex7_pcie_dma/trunk/
39 Added Wishbone bus to Wupper plus a Wishbone memory as an example. broel 2338d 05h /virtex7_pcie_dma/trunk/
38 Fixed include of stdint.h broel 2346d 11h /virtex7_pcie_dma/trunk/
37 * Added WupperCodeGen, a tool to generate the registermap vhdl, c++ and latex doc from a single .YAML file
* Fixed bug: crash when polling enable bits while transferring DMA in two directions at the same time
* Code cleanup
* Updated documentation with WupperCodeGen
fransschreuder 2347d 04h /virtex7_pcie_dma/trunk/
36 Updated documentation fransschreuder 2682d 05h /virtex7_pcie_dma/trunk/
35 FIXED:
* PCIe lock when reading registers on a high frequency
* Added threshold registers for Prog Full of the FromHost fifo
* Code cleanup
fransschreuder 2736d 09h /virtex7_pcie_dma/trunk/
34 FIXED:
* Wrong TLP length reported on register writes
* Two simultaneous interrupts were not handled
* XADC wizard for ultrascale devices

Added:
* Added voltage (int, aux, bram) readout on XADC wizards
fransschreuder 2842d 04h /virtex7_pcie_dma/trunk/
33 ADDED:
-- supportedtools.tex, again to test the OC repo
aborga 2887d 03h /virtex7_pcie_dma/trunk/
32 MODIFIED:
-- minor things just to test OC svn repo
aborga 2887d 03h /virtex7_pcie_dma/trunk/
31 Added example application documentation. oussamak 2981d 05h /virtex7_pcie_dma/trunk/
30 Added:
* Wupper GUI with speed test and chain test
* Added wupper-dma-transfer, wupper-chaintest and wupper-write
* Several bug fixes in the Wupper tools
oussamak 2981d 06h /virtex7_pcie_dma/trunk/
29 Improved application to reflect both up and down transfers fransschreuder 3023d 03h /virtex7_pcie_dma/trunk/
28 Added registermap reset fransschreuder 3023d 06h /virtex7_pcie_dma/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.