1 |
92 |
simont |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// 8051 internal program rom ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This file is part of the 8051 cores project ////
|
6 |
|
|
//// http://www.opencores.org/cores/8051/ ////
|
7 |
|
|
//// ////
|
8 |
|
|
//// Description ////
|
9 |
|
|
//// internal program rom for 8051 core ////
|
10 |
|
|
//// ////
|
11 |
|
|
//// To Do: ////
|
12 |
|
|
//// Nothing ////
|
13 |
|
|
//// ////
|
14 |
|
|
//// Author(s): ////
|
15 |
|
|
//// - Simon Teran, simont@opencores.org ////
|
16 |
|
|
//// ////
|
17 |
|
|
//////////////////////////////////////////////////////////////////////
|
18 |
|
|
//// ////
|
19 |
|
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
20 |
|
|
//// ////
|
21 |
|
|
//// This source file may be used and distributed without ////
|
22 |
|
|
//// restriction provided that this copyright statement is not ////
|
23 |
|
|
//// removed from the file and that any derivative work contains ////
|
24 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
25 |
|
|
//// ////
|
26 |
|
|
//// This source file is free software; you can redistribute it ////
|
27 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
28 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
29 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
30 |
|
|
//// later version. ////
|
31 |
|
|
//// ////
|
32 |
|
|
//// This source is distributed in the hope that it will be ////
|
33 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
34 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
35 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
36 |
|
|
//// details. ////
|
37 |
|
|
//// ////
|
38 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
39 |
|
|
//// Public License along with this source; if not, download it ////
|
40 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
41 |
|
|
//// ////
|
42 |
|
|
//////////////////////////////////////////////////////////////////////
|
43 |
|
|
//
|
44 |
|
|
// CVS Revision History
|
45 |
|
|
//
|
46 |
|
|
// $Log: not supported by cvs2svn $
|
47 |
149 |
simont |
// Revision 1.2 2003/04/03 19:17:19 simont
|
48 |
|
|
// add `include "oc8051_defines.v"
|
49 |
|
|
//
|
50 |
109 |
simont |
// Revision 1.1 2003/04/02 11:16:22 simont
|
51 |
|
|
// initial inport
|
52 |
|
|
//
|
53 |
92 |
simont |
// Revision 1.4 2002/10/23 17:00:18 simont
|
54 |
|
|
// signal es_int=1'b0
|
55 |
|
|
//
|
56 |
|
|
// Revision 1.3 2002/09/30 17:34:01 simont
|
57 |
|
|
// prepared header
|
58 |
|
|
//
|
59 |
|
|
//
|
60 |
109 |
simont |
`include "oc8051_defines.v"
|
61 |
92 |
simont |
|
62 |
149 |
simont |
module oc8051_rom (rst, clk, addr, ea_int, data_o);
|
63 |
92 |
simont |
|
64 |
|
|
//parameter INT_ROM_WID= 15;
|
65 |
|
|
|
66 |
|
|
input rst, clk;
|
67 |
|
|
input [15:0] addr;
|
68 |
|
|
//input [22:0] addr;
|
69 |
|
|
output ea_int;
|
70 |
149 |
simont |
output [31:0] data_o;
|
71 |
92 |
simont |
|
72 |
149 |
simont |
reg [31:0] data_o;
|
73 |
92 |
simont |
wire ea;
|
74 |
|
|
|
75 |
|
|
reg ea_int;
|
76 |
|
|
|
77 |
|
|
|
78 |
109 |
simont |
`ifdef OC8051_XILINX_ROM
|
79 |
92 |
simont |
|
80 |
|
|
parameter INT_ROM_WID= 12;
|
81 |
|
|
|
82 |
|
|
reg [4:0] addr01;
|
83 |
|
|
|
84 |
|
|
|
85 |
|
|
wire [15:0] addr_rst;
|
86 |
|
|
wire [7:0] int_data0, int_data1, int_data2, int_data3, int_data4, int_data5, int_data6, int_data7, int_data8, int_data9, int_data10, int_data11, int_data12, int_data13, int_data14, int_data15, int_data16, int_data17, int_data18, int_data19, int_data20, int_data21, int_data22, int_data23, int_data24, int_data25, int_data26, int_data27, int_data28, int_data29, int_data30, int_data31, int_data32, int_data33, int_data34, int_data35, int_data36, int_data37, int_data38, int_data39, int_data40, int_data41, int_data42, int_data43, int_data44, int_data45, int_data46, int_data47, int_data48, int_data49, int_data50, int_data51, int_data52, int_data53, int_data54, int_data55, int_data56, int_data57, int_data58, int_data59, int_data60, int_data61, int_data62, int_data63, int_data64, int_data65, int_data66, int_data67, int_data68, int_data69, int_data70, int_data71, int_data72, int_data73, int_data74, int_data75, int_data76, int_data77, int_data78, int_data79, int_data80, int_data81, int_data82, int_data83, int_data84, int_data85, int_data86, int_data87, int_data88, int_data89, int_data90, int_data91, int_data92, int_data93, int_data94, int_data95, int_data96, int_data97, int_data98, int_data99, int_data100, int_data101, int_data102, int_data103, int_data104, int_data105, int_data106, int_data107, int_data108, int_data109, int_data110, int_data111, int_data112, int_data113, int_data114, int_data115, int_data116, int_data117, int_data118, int_data119, int_data120, int_data121, int_data122, int_data123, int_data124, int_data125, int_data126, int_data127;
|
87 |
|
|
|
88 |
|
|
assign ea = | addr[15:INT_ROM_WID];
|
89 |
|
|
|
90 |
|
|
assign addr_rst = rst ? 16'h0000 : addr;
|
91 |
|
|
|
92 |
|
|
rom0 rom_0 (.a(addr01), .o(int_data0));
|
93 |
|
|
rom1 rom_1 (.a(addr01), .o(int_data1));
|
94 |
|
|
rom2 rom_2 (.a(addr_rst[11:7]), .o(int_data2));
|
95 |
|
|
rom3 rom_3 (.a(addr_rst[11:7]), .o(int_data3));
|
96 |
|
|
rom4 rom_4 (.a(addr_rst[11:7]), .o(int_data4));
|
97 |
|
|
rom5 rom_5 (.a(addr_rst[11:7]), .o(int_data5));
|
98 |
|
|
rom6 rom_6 (.a(addr_rst[11:7]), .o(int_data6));
|
99 |
|
|
rom7 rom_7 (.a(addr_rst[11:7]), .o(int_data7));
|
100 |
|
|
rom8 rom_8 (.a(addr_rst[11:7]), .o(int_data8));
|
101 |
|
|
rom9 rom_9 (.a(addr_rst[11:7]), .o(int_data9));
|
102 |
|
|
rom10 rom_10 (.a(addr_rst[11:7]), .o(int_data10));
|
103 |
|
|
rom11 rom_11 (.a(addr_rst[11:7]), .o(int_data11));
|
104 |
|
|
rom12 rom_12 (.a(addr_rst[11:7]), .o(int_data12));
|
105 |
|
|
rom13 rom_13 (.a(addr_rst[11:7]), .o(int_data13));
|
106 |
|
|
rom14 rom_14 (.a(addr_rst[11:7]), .o(int_data14));
|
107 |
|
|
rom15 rom_15 (.a(addr_rst[11:7]), .o(int_data15));
|
108 |
|
|
rom16 rom_16 (.a(addr_rst[11:7]), .o(int_data16));
|
109 |
|
|
rom17 rom_17 (.a(addr_rst[11:7]), .o(int_data17));
|
110 |
|
|
rom18 rom_18 (.a(addr_rst[11:7]), .o(int_data18));
|
111 |
|
|
rom19 rom_19 (.a(addr_rst[11:7]), .o(int_data19));
|
112 |
|
|
rom20 rom_20 (.a(addr_rst[11:7]), .o(int_data20));
|
113 |
|
|
rom21 rom_21 (.a(addr_rst[11:7]), .o(int_data21));
|
114 |
|
|
rom22 rom_22 (.a(addr_rst[11:7]), .o(int_data22));
|
115 |
|
|
rom23 rom_23 (.a(addr_rst[11:7]), .o(int_data23));
|
116 |
|
|
rom24 rom_24 (.a(addr_rst[11:7]), .o(int_data24));
|
117 |
|
|
rom25 rom_25 (.a(addr_rst[11:7]), .o(int_data25));
|
118 |
|
|
rom26 rom_26 (.a(addr_rst[11:7]), .o(int_data26));
|
119 |
|
|
rom27 rom_27 (.a(addr_rst[11:7]), .o(int_data27));
|
120 |
|
|
rom28 rom_28 (.a(addr_rst[11:7]), .o(int_data28));
|
121 |
|
|
rom29 rom_29 (.a(addr_rst[11:7]), .o(int_data29));
|
122 |
|
|
rom30 rom_30 (.a(addr_rst[11:7]), .o(int_data30));
|
123 |
|
|
rom31 rom_31 (.a(addr_rst[11:7]), .o(int_data31));
|
124 |
|
|
rom32 rom_32 (.a(addr_rst[11:7]), .o(int_data32));
|
125 |
|
|
rom33 rom_33 (.a(addr_rst[11:7]), .o(int_data33));
|
126 |
|
|
rom34 rom_34 (.a(addr_rst[11:7]), .o(int_data34));
|
127 |
|
|
rom35 rom_35 (.a(addr_rst[11:7]), .o(int_data35));
|
128 |
|
|
rom36 rom_36 (.a(addr_rst[11:7]), .o(int_data36));
|
129 |
|
|
rom37 rom_37 (.a(addr_rst[11:7]), .o(int_data37));
|
130 |
|
|
rom38 rom_38 (.a(addr_rst[11:7]), .o(int_data38));
|
131 |
|
|
rom39 rom_39 (.a(addr_rst[11:7]), .o(int_data39));
|
132 |
|
|
rom40 rom_40 (.a(addr_rst[11:7]), .o(int_data40));
|
133 |
|
|
rom41 rom_41 (.a(addr_rst[11:7]), .o(int_data41));
|
134 |
|
|
rom42 rom_42 (.a(addr_rst[11:7]), .o(int_data42));
|
135 |
|
|
rom43 rom_43 (.a(addr_rst[11:7]), .o(int_data43));
|
136 |
|
|
rom44 rom_44 (.a(addr_rst[11:7]), .o(int_data44));
|
137 |
|
|
rom45 rom_45 (.a(addr_rst[11:7]), .o(int_data45));
|
138 |
|
|
rom46 rom_46 (.a(addr_rst[11:7]), .o(int_data46));
|
139 |
|
|
rom47 rom_47 (.a(addr_rst[11:7]), .o(int_data47));
|
140 |
|
|
rom48 rom_48 (.a(addr_rst[11:7]), .o(int_data48));
|
141 |
|
|
rom49 rom_49 (.a(addr_rst[11:7]), .o(int_data49));
|
142 |
|
|
rom50 rom_50 (.a(addr_rst[11:7]), .o(int_data50));
|
143 |
|
|
rom51 rom_51 (.a(addr_rst[11:7]), .o(int_data51));
|
144 |
|
|
rom52 rom_52 (.a(addr_rst[11:7]), .o(int_data52));
|
145 |
|
|
rom53 rom_53 (.a(addr_rst[11:7]), .o(int_data53));
|
146 |
|
|
rom54 rom_54 (.a(addr_rst[11:7]), .o(int_data54));
|
147 |
|
|
rom55 rom_55 (.a(addr_rst[11:7]), .o(int_data55));
|
148 |
|
|
rom56 rom_56 (.a(addr_rst[11:7]), .o(int_data56));
|
149 |
|
|
rom57 rom_57 (.a(addr_rst[11:7]), .o(int_data57));
|
150 |
|
|
rom58 rom_58 (.a(addr_rst[11:7]), .o(int_data58));
|
151 |
|
|
rom59 rom_59 (.a(addr_rst[11:7]), .o(int_data59));
|
152 |
|
|
rom60 rom_60 (.a(addr_rst[11:7]), .o(int_data60));
|
153 |
|
|
rom61 rom_61 (.a(addr_rst[11:7]), .o(int_data61));
|
154 |
|
|
rom62 rom_62 (.a(addr_rst[11:7]), .o(int_data62));
|
155 |
|
|
rom63 rom_63 (.a(addr_rst[11:7]), .o(int_data63));
|
156 |
|
|
rom64 rom_64 (.a(addr_rst[11:7]), .o(int_data64));
|
157 |
|
|
rom65 rom_65 (.a(addr_rst[11:7]), .o(int_data65));
|
158 |
|
|
rom66 rom_66 (.a(addr_rst[11:7]), .o(int_data66));
|
159 |
|
|
rom67 rom_67 (.a(addr_rst[11:7]), .o(int_data67));
|
160 |
|
|
rom68 rom_68 (.a(addr_rst[11:7]), .o(int_data68));
|
161 |
|
|
rom69 rom_69 (.a(addr_rst[11:7]), .o(int_data69));
|
162 |
|
|
rom70 rom_70 (.a(addr_rst[11:7]), .o(int_data70));
|
163 |
|
|
rom71 rom_71 (.a(addr_rst[11:7]), .o(int_data71));
|
164 |
|
|
rom72 rom_72 (.a(addr_rst[11:7]), .o(int_data72));
|
165 |
|
|
rom73 rom_73 (.a(addr_rst[11:7]), .o(int_data73));
|
166 |
|
|
rom74 rom_74 (.a(addr_rst[11:7]), .o(int_data74));
|
167 |
|
|
rom75 rom_75 (.a(addr_rst[11:7]), .o(int_data75));
|
168 |
|
|
rom76 rom_76 (.a(addr_rst[11:7]), .o(int_data76));
|
169 |
|
|
rom77 rom_77 (.a(addr_rst[11:7]), .o(int_data77));
|
170 |
|
|
rom78 rom_78 (.a(addr_rst[11:7]), .o(int_data78));
|
171 |
|
|
rom79 rom_79 (.a(addr_rst[11:7]), .o(int_data79));
|
172 |
|
|
rom80 rom_80 (.a(addr_rst[11:7]), .o(int_data80));
|
173 |
|
|
rom81 rom_81 (.a(addr_rst[11:7]), .o(int_data81));
|
174 |
|
|
rom82 rom_82 (.a(addr_rst[11:7]), .o(int_data82));
|
175 |
|
|
rom83 rom_83 (.a(addr_rst[11:7]), .o(int_data83));
|
176 |
|
|
rom84 rom_84 (.a(addr_rst[11:7]), .o(int_data84));
|
177 |
|
|
rom85 rom_85 (.a(addr_rst[11:7]), .o(int_data85));
|
178 |
|
|
rom86 rom_86 (.a(addr_rst[11:7]), .o(int_data86));
|
179 |
|
|
rom87 rom_87 (.a(addr_rst[11:7]), .o(int_data87));
|
180 |
|
|
rom88 rom_88 (.a(addr_rst[11:7]), .o(int_data88));
|
181 |
|
|
rom89 rom_89 (.a(addr_rst[11:7]), .o(int_data89));
|
182 |
|
|
rom90 rom_90 (.a(addr_rst[11:7]), .o(int_data90));
|
183 |
|
|
rom91 rom_91 (.a(addr_rst[11:7]), .o(int_data91));
|
184 |
|
|
rom92 rom_92 (.a(addr_rst[11:7]), .o(int_data92));
|
185 |
|
|
rom93 rom_93 (.a(addr_rst[11:7]), .o(int_data93));
|
186 |
|
|
rom94 rom_94 (.a(addr_rst[11:7]), .o(int_data94));
|
187 |
|
|
rom95 rom_95 (.a(addr_rst[11:7]), .o(int_data95));
|
188 |
|
|
rom96 rom_96 (.a(addr_rst[11:7]), .o(int_data96));
|
189 |
|
|
rom97 rom_97 (.a(addr_rst[11:7]), .o(int_data97));
|
190 |
|
|
rom98 rom_98 (.a(addr_rst[11:7]), .o(int_data98));
|
191 |
|
|
rom99 rom_99 (.a(addr_rst[11:7]), .o(int_data99));
|
192 |
|
|
rom100 rom_100 (.a(addr_rst[11:7]), .o(int_data100));
|
193 |
|
|
rom101 rom_101 (.a(addr_rst[11:7]), .o(int_data101));
|
194 |
|
|
rom102 rom_102 (.a(addr_rst[11:7]), .o(int_data102));
|
195 |
|
|
rom103 rom_103 (.a(addr_rst[11:7]), .o(int_data103));
|
196 |
|
|
rom104 rom_104 (.a(addr_rst[11:7]), .o(int_data104));
|
197 |
|
|
rom105 rom_105 (.a(addr_rst[11:7]), .o(int_data105));
|
198 |
|
|
rom106 rom_106 (.a(addr_rst[11:7]), .o(int_data106));
|
199 |
|
|
rom107 rom_107 (.a(addr_rst[11:7]), .o(int_data107));
|
200 |
|
|
rom108 rom_108 (.a(addr_rst[11:7]), .o(int_data108));
|
201 |
|
|
rom109 rom_109 (.a(addr_rst[11:7]), .o(int_data109));
|
202 |
|
|
rom110 rom_110 (.a(addr_rst[11:7]), .o(int_data110));
|
203 |
|
|
rom111 rom_111 (.a(addr_rst[11:7]), .o(int_data111));
|
204 |
|
|
rom112 rom_112 (.a(addr_rst[11:7]), .o(int_data112));
|
205 |
|
|
rom113 rom_113 (.a(addr_rst[11:7]), .o(int_data113));
|
206 |
|
|
rom114 rom_114 (.a(addr_rst[11:7]), .o(int_data114));
|
207 |
|
|
rom115 rom_115 (.a(addr_rst[11:7]), .o(int_data115));
|
208 |
|
|
rom116 rom_116 (.a(addr_rst[11:7]), .o(int_data116));
|
209 |
|
|
rom117 rom_117 (.a(addr_rst[11:7]), .o(int_data117));
|
210 |
|
|
rom118 rom_118 (.a(addr_rst[11:7]), .o(int_data118));
|
211 |
|
|
rom119 rom_119 (.a(addr_rst[11:7]), .o(int_data119));
|
212 |
|
|
rom120 rom_120 (.a(addr_rst[11:7]), .o(int_data120));
|
213 |
|
|
rom121 rom_121 (.a(addr_rst[11:7]), .o(int_data121));
|
214 |
|
|
rom122 rom_122 (.a(addr_rst[11:7]), .o(int_data122));
|
215 |
|
|
rom123 rom_123 (.a(addr_rst[11:7]), .o(int_data123));
|
216 |
|
|
rom124 rom_124 (.a(addr_rst[11:7]), .o(int_data124));
|
217 |
|
|
rom125 rom_125 (.a(addr_rst[11:7]), .o(int_data125));
|
218 |
|
|
rom126 rom_126 (.a(addr_rst[11:7]), .o(int_data126));
|
219 |
|
|
rom127 rom_127 (.a(addr_rst[11:7]), .o(int_data127));
|
220 |
|
|
|
221 |
|
|
always @(addr_rst)
|
222 |
|
|
begin
|
223 |
|
|
if (addr_rst[1])
|
224 |
|
|
addr01= addr_rst[11:7]+ 5'h1;
|
225 |
|
|
else
|
226 |
|
|
addr01= addr_rst[11:7];
|
227 |
|
|
end
|
228 |
|
|
|
229 |
|
|
//
|
230 |
|
|
// always read tree bits in row
|
231 |
|
|
always @(posedge clk)
|
232 |
|
|
begin
|
233 |
|
|
case(addr[6:0])
|
234 |
|
|
7'd0: begin
|
235 |
|
|
data1 <= #1 int_data0;
|
236 |
|
|
data2 <= #1 int_data1;
|
237 |
|
|
data3 <= #1 int_data2;
|
238 |
|
|
end
|
239 |
|
|
7'd1: begin
|
240 |
|
|
data1 <= #1 int_data1;
|
241 |
|
|
data2 <= #1 int_data2;
|
242 |
|
|
data3 <= #1 int_data3;
|
243 |
|
|
end
|
244 |
|
|
7'd2: begin
|
245 |
|
|
data1 <= #1 int_data2;
|
246 |
|
|
data2 <= #1 int_data3;
|
247 |
|
|
data3 <= #1 int_data4;
|
248 |
|
|
end
|
249 |
|
|
7'd3: begin
|
250 |
|
|
data1 <= #1 int_data3;
|
251 |
|
|
data2 <= #1 int_data4;
|
252 |
|
|
data3 <= #1 int_data5;
|
253 |
|
|
end
|
254 |
|
|
7'd4: begin
|
255 |
|
|
data1 <= #1 int_data4;
|
256 |
|
|
data2 <= #1 int_data5;
|
257 |
|
|
data3 <= #1 int_data6;
|
258 |
|
|
end
|
259 |
|
|
7'd5: begin
|
260 |
|
|
data1 <= #1 int_data5;
|
261 |
|
|
data2 <= #1 int_data6;
|
262 |
|
|
data3 <= #1 int_data7;
|
263 |
|
|
end
|
264 |
|
|
7'd6: begin
|
265 |
|
|
data1 <= #1 int_data6;
|
266 |
|
|
data2 <= #1 int_data7;
|
267 |
|
|
data3 <= #1 int_data8;
|
268 |
|
|
end
|
269 |
|
|
7'd7: begin
|
270 |
|
|
data1 <= #1 int_data7;
|
271 |
|
|
data2 <= #1 int_data8;
|
272 |
|
|
data3 <= #1 int_data9;
|
273 |
|
|
end
|
274 |
|
|
7'd8: begin
|
275 |
|
|
data1 <= #1 int_data8;
|
276 |
|
|
data2 <= #1 int_data9;
|
277 |
|
|
data3 <= #1 int_data10;
|
278 |
|
|
end
|
279 |
|
|
7'd9: begin
|
280 |
|
|
data1 <= #1 int_data9;
|
281 |
|
|
data2 <= #1 int_data10;
|
282 |
|
|
data3 <= #1 int_data11;
|
283 |
|
|
end
|
284 |
|
|
7'd10: begin
|
285 |
|
|
data1 <= #1 int_data10;
|
286 |
|
|
data2 <= #1 int_data11;
|
287 |
|
|
data3 <= #1 int_data12;
|
288 |
|
|
end
|
289 |
|
|
7'd11: begin
|
290 |
|
|
data1 <= #1 int_data11;
|
291 |
|
|
data2 <= #1 int_data12;
|
292 |
|
|
data3 <= #1 int_data13;
|
293 |
|
|
end
|
294 |
|
|
7'd12: begin
|
295 |
|
|
data1 <= #1 int_data12;
|
296 |
|
|
data2 <= #1 int_data13;
|
297 |
|
|
data3 <= #1 int_data14;
|
298 |
|
|
end
|
299 |
|
|
7'd13: begin
|
300 |
|
|
data1 <= #1 int_data13;
|
301 |
|
|
data2 <= #1 int_data14;
|
302 |
|
|
data3 <= #1 int_data15;
|
303 |
|
|
end
|
304 |
|
|
7'd14: begin
|
305 |
|
|
data1 <= #1 int_data14;
|
306 |
|
|
data2 <= #1 int_data15;
|
307 |
|
|
data3 <= #1 int_data16;
|
308 |
|
|
end
|
309 |
|
|
7'd15: begin
|
310 |
|
|
data1 <= #1 int_data15;
|
311 |
|
|
data2 <= #1 int_data16;
|
312 |
|
|
data3 <= #1 int_data17;
|
313 |
|
|
end
|
314 |
|
|
7'd16: begin
|
315 |
|
|
data1 <= #1 int_data16;
|
316 |
|
|
data2 <= #1 int_data17;
|
317 |
|
|
data3 <= #1 int_data18;
|
318 |
|
|
end
|
319 |
|
|
7'd17: begin
|
320 |
|
|
data1 <= #1 int_data17;
|
321 |
|
|
data2 <= #1 int_data18;
|
322 |
|
|
data3 <= #1 int_data19;
|
323 |
|
|
end
|
324 |
|
|
7'd18: begin
|
325 |
|
|
data1 <= #1 int_data18;
|
326 |
|
|
data2 <= #1 int_data19;
|
327 |
|
|
data3 <= #1 int_data20;
|
328 |
|
|
end
|
329 |
|
|
7'd19: begin
|
330 |
|
|
data1 <= #1 int_data19;
|
331 |
|
|
data2 <= #1 int_data20;
|
332 |
|
|
data3 <= #1 int_data21;
|
333 |
|
|
end
|
334 |
|
|
7'd20: begin
|
335 |
|
|
data1 <= #1 int_data20;
|
336 |
|
|
data2 <= #1 int_data21;
|
337 |
|
|
data3 <= #1 int_data22;
|
338 |
|
|
end
|
339 |
|
|
7'd21: begin
|
340 |
|
|
data1 <= #1 int_data21;
|
341 |
|
|
data2 <= #1 int_data22;
|
342 |
|
|
data3 <= #1 int_data23;
|
343 |
|
|
end
|
344 |
|
|
7'd22: begin
|
345 |
|
|
data1 <= #1 int_data22;
|
346 |
|
|
data2 <= #1 int_data23;
|
347 |
|
|
data3 <= #1 int_data24;
|
348 |
|
|
end
|
349 |
|
|
7'd23: begin
|
350 |
|
|
data1 <= #1 int_data23;
|
351 |
|
|
data2 <= #1 int_data24;
|
352 |
|
|
data3 <= #1 int_data25;
|
353 |
|
|
end
|
354 |
|
|
7'd24: begin
|
355 |
|
|
data1 <= #1 int_data24;
|
356 |
|
|
data2 <= #1 int_data25;
|
357 |
|
|
data3 <= #1 int_data26;
|
358 |
|
|
end
|
359 |
|
|
7'd25: begin
|
360 |
|
|
data1 <= #1 int_data25;
|
361 |
|
|
data2 <= #1 int_data26;
|
362 |
|
|
data3 <= #1 int_data27;
|
363 |
|
|
end
|
364 |
|
|
7'd26: begin
|
365 |
|
|
data1 <= #1 int_data26;
|
366 |
|
|
data2 <= #1 int_data27;
|
367 |
|
|
data3 <= #1 int_data28;
|
368 |
|
|
end
|
369 |
|
|
7'd27: begin
|
370 |
|
|
data1 <= #1 int_data27;
|
371 |
|
|
data2 <= #1 int_data28;
|
372 |
|
|
data3 <= #1 int_data29;
|
373 |
|
|
end
|
374 |
|
|
7'd28: begin
|
375 |
|
|
data1 <= #1 int_data28;
|
376 |
|
|
data2 <= #1 int_data29;
|
377 |
|
|
data3 <= #1 int_data30;
|
378 |
|
|
end
|
379 |
|
|
7'd29: begin
|
380 |
|
|
data1 <= #1 int_data29;
|
381 |
|
|
data2 <= #1 int_data30;
|
382 |
|
|
data3 <= #1 int_data31;
|
383 |
|
|
end
|
384 |
|
|
7'd30: begin
|
385 |
|
|
data1 <= #1 int_data30;
|
386 |
|
|
data2 <= #1 int_data31;
|
387 |
|
|
data3 <= #1 int_data32;
|
388 |
|
|
end
|
389 |
|
|
7'd31: begin
|
390 |
|
|
data1 <= #1 int_data31;
|
391 |
|
|
data2 <= #1 int_data32;
|
392 |
|
|
data3 <= #1 int_data33;
|
393 |
|
|
end
|
394 |
|
|
7'd32: begin
|
395 |
|
|
data1 <= #1 int_data32;
|
396 |
|
|
data2 <= #1 int_data33;
|
397 |
|
|
data3 <= #1 int_data34;
|
398 |
|
|
end
|
399 |
|
|
7'd33: begin
|
400 |
|
|
data1 <= #1 int_data33;
|
401 |
|
|
data2 <= #1 int_data34;
|
402 |
|
|
data3 <= #1 int_data35;
|
403 |
|
|
end
|
404 |
|
|
7'd34: begin
|
405 |
|
|
data1 <= #1 int_data34;
|
406 |
|
|
data2 <= #1 int_data35;
|
407 |
|
|
data3 <= #1 int_data36;
|
408 |
|
|
end
|
409 |
|
|
7'd35: begin
|
410 |
|
|
data1 <= #1 int_data35;
|
411 |
|
|
data2 <= #1 int_data36;
|
412 |
|
|
data3 <= #1 int_data37;
|
413 |
|
|
end
|
414 |
|
|
7'd36: begin
|
415 |
|
|
data1 <= #1 int_data36;
|
416 |
|
|
data2 <= #1 int_data37;
|
417 |
|
|
data3 <= #1 int_data38;
|
418 |
|
|
end
|
419 |
|
|
7'd37: begin
|
420 |
|
|
data1 <= #1 int_data37;
|
421 |
|
|
data2 <= #1 int_data38;
|
422 |
|
|
data3 <= #1 int_data39;
|
423 |
|
|
end
|
424 |
|
|
7'd38: begin
|
425 |
|
|
data1 <= #1 int_data38;
|
426 |
|
|
data2 <= #1 int_data39;
|
427 |
|
|
data3 <= #1 int_data40;
|
428 |
|
|
end
|
429 |
|
|
7'd39: begin
|
430 |
|
|
data1 <= #1 int_data39;
|
431 |
|
|
data2 <= #1 int_data40;
|
432 |
|
|
data3 <= #1 int_data41;
|
433 |
|
|
end
|
434 |
|
|
7'd40: begin
|
435 |
|
|
data1 <= #1 int_data40;
|
436 |
|
|
data2 <= #1 int_data41;
|
437 |
|
|
data3 <= #1 int_data42;
|
438 |
|
|
end
|
439 |
|
|
7'd41: begin
|
440 |
|
|
data1 <= #1 int_data41;
|
441 |
|
|
data2 <= #1 int_data42;
|
442 |
|
|
data3 <= #1 int_data43;
|
443 |
|
|
end
|
444 |
|
|
7'd42: begin
|
445 |
|
|
data1 <= #1 int_data42;
|
446 |
|
|
data2 <= #1 int_data43;
|
447 |
|
|
data3 <= #1 int_data44;
|
448 |
|
|
end
|
449 |
|
|
7'd43: begin
|
450 |
|
|
data1 <= #1 int_data43;
|
451 |
|
|
data2 <= #1 int_data44;
|
452 |
|
|
data3 <= #1 int_data45;
|
453 |
|
|
end
|
454 |
|
|
7'd44: begin
|
455 |
|
|
data1 <= #1 int_data44;
|
456 |
|
|
data2 <= #1 int_data45;
|
457 |
|
|
data3 <= #1 int_data46;
|
458 |
|
|
end
|
459 |
|
|
7'd45: begin
|
460 |
|
|
data1 <= #1 int_data45;
|
461 |
|
|
data2 <= #1 int_data46;
|
462 |
|
|
data3 <= #1 int_data47;
|
463 |
|
|
end
|
464 |
|
|
7'd46: begin
|
465 |
|
|
data1 <= #1 int_data46;
|
466 |
|
|
data2 <= #1 int_data47;
|
467 |
|
|
data3 <= #1 int_data48;
|
468 |
|
|
end
|
469 |
|
|
7'd47: begin
|
470 |
|
|
data1 <= #1 int_data47;
|
471 |
|
|
data2 <= #1 int_data48;
|
472 |
|
|
data3 <= #1 int_data49;
|
473 |
|
|
end
|
474 |
|
|
7'd48: begin
|
475 |
|
|
data1 <= #1 int_data48;
|
476 |
|
|
data2 <= #1 int_data49;
|
477 |
|
|
data3 <= #1 int_data50;
|
478 |
|
|
end
|
479 |
|
|
7'd49: begin
|
480 |
|
|
data1 <= #1 int_data49;
|
481 |
|
|
data2 <= #1 int_data50;
|
482 |
|
|
data3 <= #1 int_data51;
|
483 |
|
|
end
|
484 |
|
|
7'd50: begin
|
485 |
|
|
data1 <= #1 int_data50;
|
486 |
|
|
data2 <= #1 int_data51;
|
487 |
|
|
data3 <= #1 int_data52;
|
488 |
|
|
end
|
489 |
|
|
7'd51: begin
|
490 |
|
|
data1 <= #1 int_data51;
|
491 |
|
|
data2 <= #1 int_data52;
|
492 |
|
|
data3 <= #1 int_data53;
|
493 |
|
|
end
|
494 |
|
|
7'd52: begin
|
495 |
|
|
data1 <= #1 int_data52;
|
496 |
|
|
data2 <= #1 int_data53;
|
497 |
|
|
data3 <= #1 int_data54;
|
498 |
|
|
end
|
499 |
|
|
7'd53: begin
|
500 |
|
|
data1 <= #1 int_data53;
|
501 |
|
|
data2 <= #1 int_data54;
|
502 |
|
|
data3 <= #1 int_data55;
|
503 |
|
|
end
|
504 |
|
|
7'd54: begin
|
505 |
|
|
data1 <= #1 int_data54;
|
506 |
|
|
data2 <= #1 int_data55;
|
507 |
|
|
data3 <= #1 int_data56;
|
508 |
|
|
end
|
509 |
|
|
7'd55: begin
|
510 |
|
|
data1 <= #1 int_data55;
|
511 |
|
|
data2 <= #1 int_data56;
|
512 |
|
|
data3 <= #1 int_data57;
|
513 |
|
|
end
|
514 |
|
|
7'd56: begin
|
515 |
|
|
data1 <= #1 int_data56;
|
516 |
|
|
data2 <= #1 int_data57;
|
517 |
|
|
data3 <= #1 int_data58;
|
518 |
|
|
end
|
519 |
|
|
7'd57: begin
|
520 |
|
|
data1 <= #1 int_data57;
|
521 |
|
|
data2 <= #1 int_data58;
|
522 |
|
|
data3 <= #1 int_data59;
|
523 |
|
|
end
|
524 |
|
|
7'd58: begin
|
525 |
|
|
data1 <= #1 int_data58;
|
526 |
|
|
data2 <= #1 int_data59;
|
527 |
|
|
data3 <= #1 int_data60;
|
528 |
|
|
end
|
529 |
|
|
7'd59: begin
|
530 |
|
|
data1 <= #1 int_data59;
|
531 |
|
|
data2 <= #1 int_data60;
|
532 |
|
|
data3 <= #1 int_data61;
|
533 |
|
|
end
|
534 |
|
|
7'd60: begin
|
535 |
|
|
data1 <= #1 int_data60;
|
536 |
|
|
data2 <= #1 int_data61;
|
537 |
|
|
data3 <= #1 int_data62;
|
538 |
|
|
end
|
539 |
|
|
7'd61: begin
|
540 |
|
|
data1 <= #1 int_data61;
|
541 |
|
|
data2 <= #1 int_data62;
|
542 |
|
|
data3 <= #1 int_data63;
|
543 |
|
|
end
|
544 |
|
|
7'd62: begin
|
545 |
|
|
data1 <= #1 int_data62;
|
546 |
|
|
data2 <= #1 int_data63;
|
547 |
|
|
data3 <= #1 int_data64;
|
548 |
|
|
end
|
549 |
|
|
7'd63: begin
|
550 |
|
|
data1 <= #1 int_data63;
|
551 |
|
|
data2 <= #1 int_data64;
|
552 |
|
|
data3 <= #1 int_data65;
|
553 |
|
|
end
|
554 |
|
|
7'd64: begin
|
555 |
|
|
data1 <= #1 int_data64;
|
556 |
|
|
data2 <= #1 int_data65;
|
557 |
|
|
data3 <= #1 int_data66;
|
558 |
|
|
end
|
559 |
|
|
7'd65: begin
|
560 |
|
|
data1 <= #1 int_data65;
|
561 |
|
|
data2 <= #1 int_data66;
|
562 |
|
|
data3 <= #1 int_data67;
|
563 |
|
|
end
|
564 |
|
|
7'd66: begin
|
565 |
|
|
data1 <= #1 int_data66;
|
566 |
|
|
data2 <= #1 int_data67;
|
567 |
|
|
data3 <= #1 int_data68;
|
568 |
|
|
end
|
569 |
|
|
7'd67: begin
|
570 |
|
|
data1 <= #1 int_data67;
|
571 |
|
|
data2 <= #1 int_data68;
|
572 |
|
|
data3 <= #1 int_data69;
|
573 |
|
|
end
|
574 |
|
|
7'd68: begin
|
575 |
|
|
data1 <= #1 int_data68;
|
576 |
|
|
data2 <= #1 int_data69;
|
577 |
|
|
data3 <= #1 int_data70;
|
578 |
|
|
end
|
579 |
|
|
7'd69: begin
|
580 |
|
|
data1 <= #1 int_data69;
|
581 |
|
|
data2 <= #1 int_data70;
|
582 |
|
|
data3 <= #1 int_data71;
|
583 |
|
|
end
|
584 |
|
|
7'd70: begin
|
585 |
|
|
data1 <= #1 int_data70;
|
586 |
|
|
data2 <= #1 int_data71;
|
587 |
|
|
data3 <= #1 int_data72;
|
588 |
|
|
end
|
589 |
|
|
7'd71: begin
|
590 |
|
|
data1 <= #1 int_data71;
|
591 |
|
|
data2 <= #1 int_data72;
|
592 |
|
|
data3 <= #1 int_data73;
|
593 |
|
|
end
|
594 |
|
|
7'd72: begin
|
595 |
|
|
data1 <= #1 int_data72;
|
596 |
|
|
data2 <= #1 int_data73;
|
597 |
|
|
data3 <= #1 int_data74;
|
598 |
|
|
end
|
599 |
|
|
7'd73: begin
|
600 |
|
|
data1 <= #1 int_data73;
|
601 |
|
|
data2 <= #1 int_data74;
|
602 |
|
|
data3 <= #1 int_data75;
|
603 |
|
|
end
|
604 |
|
|
7'd74: begin
|
605 |
|
|
data1 <= #1 int_data74;
|
606 |
|
|
data2 <= #1 int_data75;
|
607 |
|
|
data3 <= #1 int_data76;
|
608 |
|
|
end
|
609 |
|
|
7'd75: begin
|
610 |
|
|
data1 <= #1 int_data75;
|
611 |
|
|
data2 <= #1 int_data76;
|
612 |
|
|
data3 <= #1 int_data77;
|
613 |
|
|
end
|
614 |
|
|
7'd76: begin
|
615 |
|
|
data1 <= #1 int_data76;
|
616 |
|
|
data2 <= #1 int_data77;
|
617 |
|
|
data3 <= #1 int_data78;
|
618 |
|
|
end
|
619 |
|
|
7'd77: begin
|
620 |
|
|
data1 <= #1 int_data77;
|
621 |
|
|
data2 <= #1 int_data78;
|
622 |
|
|
data3 <= #1 int_data79;
|
623 |
|
|
end
|
624 |
|
|
7'd78: begin
|
625 |
|
|
data1 <= #1 int_data78;
|
626 |
|
|
data2 <= #1 int_data79;
|
627 |
|
|
data3 <= #1 int_data80;
|
628 |
|
|
end
|
629 |
|
|
7'd79: begin
|
630 |
|
|
data1 <= #1 int_data79;
|
631 |
|
|
data2 <= #1 int_data80;
|
632 |
|
|
data3 <= #1 int_data81;
|
633 |
|
|
end
|
634 |
|
|
7'd80: begin
|
635 |
|
|
data1 <= #1 int_data80;
|
636 |
|
|
data2 <= #1 int_data81;
|
637 |
|
|
data3 <= #1 int_data82;
|
638 |
|
|
end
|
639 |
|
|
7'd81: begin
|
640 |
|
|
data1 <= #1 int_data81;
|
641 |
|
|
data2 <= #1 int_data82;
|
642 |
|
|
data3 <= #1 int_data83;
|
643 |
|
|
end
|
644 |
|
|
7'd82: begin
|
645 |
|
|
data1 <= #1 int_data82;
|
646 |
|
|
data2 <= #1 int_data83;
|
647 |
|
|
data3 <= #1 int_data84;
|
648 |
|
|
end
|
649 |
|
|
7'd83: begin
|
650 |
|
|
data1 <= #1 int_data83;
|
651 |
|
|
data2 <= #1 int_data84;
|
652 |
|
|
data3 <= #1 int_data85;
|
653 |
|
|
end
|
654 |
|
|
7'd84: begin
|
655 |
|
|
data1 <= #1 int_data84;
|
656 |
|
|
data2 <= #1 int_data85;
|
657 |
|
|
data3 <= #1 int_data86;
|
658 |
|
|
end
|
659 |
|
|
7'd85: begin
|
660 |
|
|
data1 <= #1 int_data85;
|
661 |
|
|
data2 <= #1 int_data86;
|
662 |
|
|
data3 <= #1 int_data87;
|
663 |
|
|
end
|
664 |
|
|
7'd86: begin
|
665 |
|
|
data1 <= #1 int_data86;
|
666 |
|
|
data2 <= #1 int_data87;
|
667 |
|
|
data3 <= #1 int_data88;
|
668 |
|
|
end
|
669 |
|
|
7'd87: begin
|
670 |
|
|
data1 <= #1 int_data87;
|
671 |
|
|
data2 <= #1 int_data88;
|
672 |
|
|
data3 <= #1 int_data89;
|
673 |
|
|
end
|
674 |
|
|
7'd88: begin
|
675 |
|
|
data1 <= #1 int_data88;
|
676 |
|
|
data2 <= #1 int_data89;
|
677 |
|
|
data3 <= #1 int_data90;
|
678 |
|
|
end
|
679 |
|
|
7'd89: begin
|
680 |
|
|
data1 <= #1 int_data89;
|
681 |
|
|
data2 <= #1 int_data90;
|
682 |
|
|
data3 <= #1 int_data91;
|
683 |
|
|
end
|
684 |
|
|
7'd90: begin
|
685 |
|
|
data1 <= #1 int_data90;
|
686 |
|
|
data2 <= #1 int_data91;
|
687 |
|
|
data3 <= #1 int_data92;
|
688 |
|
|
end
|
689 |
|
|
7'd91: begin
|
690 |
|
|
data1 <= #1 int_data91;
|
691 |
|
|
data2 <= #1 int_data92;
|
692 |
|
|
data3 <= #1 int_data93;
|
693 |
|
|
end
|
694 |
|
|
7'd92: begin
|
695 |
|
|
data1 <= #1 int_data92;
|
696 |
|
|
data2 <= #1 int_data93;
|
697 |
|
|
data3 <= #1 int_data94;
|
698 |
|
|
end
|
699 |
|
|
7'd93: begin
|
700 |
|
|
data1 <= #1 int_data93;
|
701 |
|
|
data2 <= #1 int_data94;
|
702 |
|
|
data3 <= #1 int_data95;
|
703 |
|
|
end
|
704 |
|
|
7'd94: begin
|
705 |
|
|
data1 <= #1 int_data94;
|
706 |
|
|
data2 <= #1 int_data95;
|
707 |
|
|
data3 <= #1 int_data96;
|
708 |
|
|
end
|
709 |
|
|
7'd95: begin
|
710 |
|
|
data1 <= #1 int_data95;
|
711 |
|
|
data2 <= #1 int_data96;
|
712 |
|
|
data3 <= #1 int_data97;
|
713 |
|
|
end
|
714 |
|
|
7'd96: begin
|
715 |
|
|
data1 <= #1 int_data96;
|
716 |
|
|
data2 <= #1 int_data97;
|
717 |
|
|
data3 <= #1 int_data98;
|
718 |
|
|
end
|
719 |
|
|
7'd97: begin
|
720 |
|
|
data1 <= #1 int_data97;
|
721 |
|
|
data2 <= #1 int_data98;
|
722 |
|
|
data3 <= #1 int_data99;
|
723 |
|
|
end
|
724 |
|
|
7'd98: begin
|
725 |
|
|
data1 <= #1 int_data98;
|
726 |
|
|
data2 <= #1 int_data99;
|
727 |
|
|
data3 <= #1 int_data100;
|
728 |
|
|
end
|
729 |
|
|
7'd99: begin
|
730 |
|
|
data1 <= #1 int_data99;
|
731 |
|
|
data2 <= #1 int_data100;
|
732 |
|
|
data3 <= #1 int_data101;
|
733 |
|
|
end
|
734 |
|
|
7'd100: begin
|
735 |
|
|
data1 <= #1 int_data100;
|
736 |
|
|
data2 <= #1 int_data101;
|
737 |
|
|
data3 <= #1 int_data102;
|
738 |
|
|
end
|
739 |
|
|
7'd101: begin
|
740 |
|
|
data1 <= #1 int_data101;
|
741 |
|
|
data2 <= #1 int_data102;
|
742 |
|
|
data3 <= #1 int_data103;
|
743 |
|
|
end
|
744 |
|
|
7'd102: begin
|
745 |
|
|
data1 <= #1 int_data102;
|
746 |
|
|
data2 <= #1 int_data103;
|
747 |
|
|
data3 <= #1 int_data104;
|
748 |
|
|
end
|
749 |
|
|
7'd103: begin
|
750 |
|
|
data1 <= #1 int_data103;
|
751 |
|
|
data2 <= #1 int_data104;
|
752 |
|
|
data3 <= #1 int_data105;
|
753 |
|
|
end
|
754 |
|
|
7'd104: begin
|
755 |
|
|
data1 <= #1 int_data104;
|
756 |
|
|
data2 <= #1 int_data105;
|
757 |
|
|
data3 <= #1 int_data106;
|
758 |
|
|
end
|
759 |
|
|
7'd105: begin
|
760 |
|
|
data1 <= #1 int_data105;
|
761 |
|
|
data2 <= #1 int_data106;
|
762 |
|
|
data3 <= #1 int_data107;
|
763 |
|
|
end
|
764 |
|
|
7'd106: begin
|
765 |
|
|
data1 <= #1 int_data106;
|
766 |
|
|
data2 <= #1 int_data107;
|
767 |
|
|
data3 <= #1 int_data108;
|
768 |
|
|
end
|
769 |
|
|
7'd107: begin
|
770 |
|
|
data1 <= #1 int_data107;
|
771 |
|
|
data2 <= #1 int_data108;
|
772 |
|
|
data3 <= #1 int_data109;
|
773 |
|
|
end
|
774 |
|
|
7'd108: begin
|
775 |
|
|
data1 <= #1 int_data108;
|
776 |
|
|
data2 <= #1 int_data109;
|
777 |
|
|
data3 <= #1 int_data110;
|
778 |
|
|
end
|
779 |
|
|
7'd109: begin
|
780 |
|
|
data1 <= #1 int_data109;
|
781 |
|
|
data2 <= #1 int_data110;
|
782 |
|
|
data3 <= #1 int_data111;
|
783 |
|
|
end
|
784 |
|
|
7'd110: begin
|
785 |
|
|
data1 <= #1 int_data110;
|
786 |
|
|
data2 <= #1 int_data111;
|
787 |
|
|
data3 <= #1 int_data112;
|
788 |
|
|
end
|
789 |
|
|
7'd111: begin
|
790 |
|
|
data1 <= #1 int_data111;
|
791 |
|
|
data2 <= #1 int_data112;
|
792 |
|
|
data3 <= #1 int_data113;
|
793 |
|
|
end
|
794 |
|
|
7'd112: begin
|
795 |
|
|
data1 <= #1 int_data112;
|
796 |
|
|
data2 <= #1 int_data113;
|
797 |
|
|
data3 <= #1 int_data114;
|
798 |
|
|
end
|
799 |
|
|
7'd113: begin
|
800 |
|
|
data1 <= #1 int_data113;
|
801 |
|
|
data2 <= #1 int_data114;
|
802 |
|
|
data3 <= #1 int_data115;
|
803 |
|
|
end
|
804 |
|
|
7'd114: begin
|
805 |
|
|
data1 <= #1 int_data114;
|
806 |
|
|
data2 <= #1 int_data115;
|
807 |
|
|
data3 <= #1 int_data116;
|
808 |
|
|
end
|
809 |
|
|
7'd115: begin
|
810 |
|
|
data1 <= #1 int_data115;
|
811 |
|
|
data2 <= #1 int_data116;
|
812 |
|
|
data3 <= #1 int_data117;
|
813 |
|
|
end
|
814 |
|
|
7'd116: begin
|
815 |
|
|
data1 <= #1 int_data116;
|
816 |
|
|
data2 <= #1 int_data117;
|
817 |
|
|
data3 <= #1 int_data118;
|
818 |
|
|
end
|
819 |
|
|
7'd117: begin
|
820 |
|
|
data1 <= #1 int_data117;
|
821 |
|
|
data2 <= #1 int_data118;
|
822 |
|
|
data3 <= #1 int_data119;
|
823 |
|
|
end
|
824 |
|
|
7'd118: begin
|
825 |
|
|
data1 <= #1 int_data118;
|
826 |
|
|
data2 <= #1 int_data119;
|
827 |
|
|
data3 <= #1 int_data120;
|
828 |
|
|
end
|
829 |
|
|
7'd119: begin
|
830 |
|
|
data1 <= #1 int_data119;
|
831 |
|
|
data2 <= #1 int_data120;
|
832 |
|
|
data3 <= #1 int_data121;
|
833 |
|
|
end
|
834 |
|
|
7'd120: begin
|
835 |
|
|
data1 <= #1 int_data120;
|
836 |
|
|
data2 <= #1 int_data121;
|
837 |
|
|
data3 <= #1 int_data122;
|
838 |
|
|
end
|
839 |
|
|
7'd121: begin
|
840 |
|
|
data1 <= #1 int_data121;
|
841 |
|
|
data2 <= #1 int_data122;
|
842 |
|
|
data3 <= #1 int_data123;
|
843 |
|
|
end
|
844 |
|
|
7'd122: begin
|
845 |
|
|
data1 <= #1 int_data122;
|
846 |
|
|
data2 <= #1 int_data123;
|
847 |
|
|
data3 <= #1 int_data124;
|
848 |
|
|
end
|
849 |
|
|
7'd123: begin
|
850 |
|
|
data1 <= #1 int_data123;
|
851 |
|
|
data2 <= #1 int_data124;
|
852 |
|
|
data3 <= #1 int_data125;
|
853 |
|
|
end
|
854 |
|
|
7'd124: begin
|
855 |
|
|
data1 <= #1 int_data124;
|
856 |
|
|
data2 <= #1 int_data125;
|
857 |
|
|
data3 <= #1 int_data126;
|
858 |
|
|
end
|
859 |
|
|
7'd125: begin
|
860 |
|
|
data1 <= #1 int_data125;
|
861 |
|
|
data2 <= #1 int_data126;
|
862 |
|
|
data3 <= #1 int_data127;
|
863 |
|
|
end
|
864 |
|
|
7'd126: begin
|
865 |
|
|
data1 <= #1 int_data126;
|
866 |
|
|
data2 <= #1 int_data127;
|
867 |
|
|
data3 <= #1 int_data0;
|
868 |
|
|
end
|
869 |
|
|
7'd127: begin
|
870 |
|
|
data1 <= #1 int_data127;
|
871 |
|
|
data2 <= #1 int_data0;
|
872 |
|
|
data3 <= #1 int_data1;
|
873 |
|
|
end
|
874 |
|
|
default: begin
|
875 |
|
|
data1 <= #1 8'h00;
|
876 |
|
|
data2 <= #1 8'h00;
|
877 |
|
|
data3 <= #1 8'h00;
|
878 |
|
|
end
|
879 |
|
|
endcase
|
880 |
|
|
end
|
881 |
|
|
|
882 |
|
|
always @(posedge clk or posedge rst)
|
883 |
|
|
if (rst)
|
884 |
|
|
ea_int <= #1 1'b1;
|
885 |
|
|
else ea_int <= #1 !ea;
|
886 |
|
|
|
887 |
|
|
`else
|
888 |
|
|
|
889 |
|
|
|
890 |
|
|
reg [7:0] buff [0:65535]; //64kb
|
891 |
|
|
|
892 |
|
|
assign ea = 1'b0;
|
893 |
|
|
|
894 |
|
|
initial
|
895 |
|
|
begin
|
896 |
|
|
$readmemh("../../../bench/in/oc8051_rom.in", buff);
|
897 |
|
|
end
|
898 |
|
|
|
899 |
|
|
always @(posedge clk or posedge rst)
|
900 |
|
|
if (rst)
|
901 |
|
|
ea_int <= #1 1'b1;
|
902 |
|
|
else ea_int <= #1 !ea;
|
903 |
|
|
|
904 |
|
|
always @(posedge clk)
|
905 |
|
|
begin
|
906 |
149 |
simont |
data_o <= #1 {buff[addr+3], buff[addr+2], buff[addr+1], buff[addr]};
|
907 |
92 |
simont |
end
|
908 |
|
|
|
909 |
|
|
|
910 |
|
|
`endif
|
911 |
|
|
|
912 |
|
|
|
913 |
|
|
endmodule
|
914 |
|
|
|
915 |
|
|
|
916 |
109 |
simont |
`ifdef OC8051_XILINX_ROM
|
917 |
92 |
simont |
|
918 |
|
|
//rom0
|
919 |
|
|
module rom0 (o,a);
|
920 |
|
|
input [4:0] a;
|
921 |
|
|
output [7:0] o;
|
922 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004760c0" */;
|
923 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00475754" */;
|
924 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032c2000" */;
|
925 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00300087" */;
|
926 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0228b085" */;
|
927 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01002085" */;
|
928 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015378ed" */;
|
929 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024bd0c4" */;
|
930 |
|
|
endmodule
|
931 |
|
|
|
932 |
|
|
//rom1
|
933 |
|
|
module rom1 (o,a);
|
934 |
|
|
input [4:0] a;
|
935 |
|
|
output [7:0] o;
|
936 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022c68a6" */;
|
937 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0008e892" */;
|
938 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032feb64" */;
|
939 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0010a020" */;
|
940 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015b2028" */;
|
941 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bca44c" */;
|
942 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02bc34c2" */;
|
943 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=016700c3" */;
|
944 |
|
|
endmodule
|
945 |
|
|
|
946 |
|
|
//rom2
|
947 |
|
|
module rom2 (o,a);
|
948 |
|
|
input [4:0] a;
|
949 |
|
|
output [7:0] o;
|
950 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00701310" */;
|
951 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a79000" */;
|
952 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a40cee" */;
|
953 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01371711" */;
|
954 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02340c6b" */;
|
955 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022c00c4" */;
|
956 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022c50c4" */;
|
957 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00000aaa" */;
|
958 |
|
|
endmodule
|
959 |
|
|
|
960 |
|
|
//rom3
|
961 |
|
|
module rom3 (o,a);
|
962 |
|
|
input [4:0] a;
|
963 |
|
|
output [7:0] o;
|
964 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00f46b58" */;
|
965 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027c0c49" */;
|
966 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0280bb9b" */;
|
967 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00088848" */;
|
968 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00807bbd" */;
|
969 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c30bf9" */;
|
970 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b72fbd" */;
|
971 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00343c40" */;
|
972 |
|
|
endmodule
|
973 |
|
|
|
974 |
|
|
//rom4
|
975 |
|
|
module rom4 (o,a);
|
976 |
|
|
input [4:0] a;
|
977 |
|
|
output [7:0] o;
|
978 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0340f400" */;
|
979 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01036080" */;
|
980 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03677000" */;
|
981 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0110b0c4" */;
|
982 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ecabfa" */;
|
983 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0248ecaa" */;
|
984 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0258ecea" */;
|
985 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a4c790" */;
|
986 |
|
|
endmodule
|
987 |
|
|
|
988 |
|
|
//rom5
|
989 |
|
|
module rom5 (o,a);
|
990 |
|
|
input [4:0] a;
|
991 |
|
|
output [7:0] o;
|
992 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02638826" */;
|
993 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02cca816" */;
|
994 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c36298" */;
|
995 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e40029" */;
|
996 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e3d7a0" */;
|
997 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03431409" */;
|
998 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02d394c5" */;
|
999 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0020c005" */;
|
1000 |
|
|
endmodule
|
1001 |
|
|
|
1002 |
|
|
//rom6
|
1003 |
|
|
module rom6 (o,a);
|
1004 |
|
|
input [4:0] a;
|
1005 |
|
|
output [7:0] o;
|
1006 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010070c0" */;
|
1007 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01885b92" */;
|
1008 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0318302c" */;
|
1009 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004044c0" */;
|
1010 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0223a46d" */;
|
1011 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012c20a9" */;
|
1012 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002cb029" */;
|
1013 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03030084" */;
|
1014 |
|
|
endmodule
|
1015 |
|
|
|
1016 |
|
|
//rom7
|
1017 |
|
|
module rom7 (o,a);
|
1018 |
|
|
input [4:0] a;
|
1019 |
|
|
output [7:0] o;
|
1020 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00289808" */;
|
1021 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000d8429" */;
|
1022 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02bf1b1c" */;
|
1023 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00820339" */;
|
1024 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033b6429" */;
|
1025 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010b5069" */;
|
1026 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034854e9" */;
|
1027 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00503421" */;
|
1028 |
|
|
endmodule
|
1029 |
|
|
|
1030 |
|
|
//rom8
|
1031 |
|
|
module rom8 (o,a);
|
1032 |
|
|
input [4:0] a;
|
1033 |
|
|
output [7:0] o;
|
1034 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=019c8ff3" */;
|
1035 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01438c62" */;
|
1036 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002c6c4b" */;
|
1037 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01904b92" */;
|
1038 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bc93d5" */;
|
1039 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02acb31d" */;
|
1040 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02bc1335" */;
|
1041 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c09b32" */;
|
1042 |
|
|
endmodule
|
1043 |
|
|
|
1044 |
|
|
//rom9
|
1045 |
|
|
module rom9 (o,a);
|
1046 |
|
|
input [4:0] a;
|
1047 |
|
|
output [7:0] o;
|
1048 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01004a06" */;
|
1049 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0300642c" */;
|
1050 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02835972" */;
|
1051 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00230208" */;
|
1052 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000cdb73" */;
|
1053 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00904fb2" */;
|
1054 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01f0cb93" */;
|
1055 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01cc1441" */;
|
1056 |
|
|
endmodule
|
1057 |
|
|
|
1058 |
|
|
//rom10
|
1059 |
|
|
module rom10 (o,a);
|
1060 |
|
|
input [4:0] a;
|
1061 |
|
|
output [7:0] o;
|
1062 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026f5480" */;
|
1063 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00d8c4d4" */;
|
1064 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0338e680" */;
|
1065 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00036050" */;
|
1066 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a358a2" */;
|
1067 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03234240" */;
|
1068 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03af4228" */;
|
1069 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c34942" */;
|
1070 |
|
|
endmodule
|
1071 |
|
|
|
1072 |
|
|
//rom11
|
1073 |
|
|
module rom11 (o,a);
|
1074 |
|
|
input [4:0] a;
|
1075 |
|
|
output [7:0] o;
|
1076 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b2e334" */;
|
1077 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ac492a" */;
|
1078 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b38899" */;
|
1079 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01202a00" */;
|
1080 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0232faf1" */;
|
1081 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b3b259" */;
|
1082 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00f3f551" */;
|
1083 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c16380" */;
|
1084 |
|
|
endmodule
|
1085 |
|
|
|
1086 |
|
|
//rom12
|
1087 |
|
|
module rom12 (o,a);
|
1088 |
|
|
input [4:0] a;
|
1089 |
|
|
output [7:0] o;
|
1090 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02637465" */;
|
1091 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00434de2" */;
|
1092 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ce621d" */;
|
1093 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026e0080" */;
|
1094 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01f3a04d" */;
|
1095 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02422290" */;
|
1096 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02433231" */;
|
1097 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=019181a8" */;
|
1098 |
|
|
endmodule
|
1099 |
|
|
|
1100 |
|
|
//rom13
|
1101 |
|
|
module rom13 (o,a);
|
1102 |
|
|
input [4:0] a;
|
1103 |
|
|
output [7:0] o;
|
1104 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006ca309" */;
|
1105 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0232a510" */;
|
1106 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0151b922" */;
|
1107 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001eaa5a" */;
|
1108 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000d72e1" */;
|
1109 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014db1c4" */;
|
1110 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=017d71c5" */;
|
1111 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ec0129" */;
|
1112 |
|
|
endmodule
|
1113 |
|
|
|
1114 |
|
|
//rom14
|
1115 |
|
|
module rom14 (o,a);
|
1116 |
|
|
input [4:0] a;
|
1117 |
|
|
output [7:0] o;
|
1118 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00002cb2" */;
|
1119 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0033c0d5" */;
|
1120 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02085465" */;
|
1121 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02450843" */;
|
1122 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010c18cb" */;
|
1123 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008c184a" */;
|
1124 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ae0b1a" */;
|
1125 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00021853" */;
|
1126 |
|
|
endmodule
|
1127 |
|
|
|
1128 |
|
|
//rom15
|
1129 |
|
|
module rom15 (o,a);
|
1130 |
|
|
input [4:0] a;
|
1131 |
|
|
output [7:0] o;
|
1132 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02247616" */;
|
1133 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a64f08" */;
|
1134 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01f6f6d7" */;
|
1135 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02368d00" */;
|
1136 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026f3ef6" */;
|
1137 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022658fe" */;
|
1138 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022f78e6" */;
|
1139 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02406000" */;
|
1140 |
|
|
endmodule
|
1141 |
|
|
|
1142 |
|
|
//rom16
|
1143 |
|
|
module rom16 (o,a);
|
1144 |
|
|
input [4:0] a;
|
1145 |
|
|
output [7:0] o;
|
1146 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00d9a200" */;
|
1147 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00442ca0" */;
|
1148 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038f21fa" */;
|
1149 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0010aaa0" */;
|
1150 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029cf3cc" */;
|
1151 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03def39a" */;
|
1152 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02bef75b" */;
|
1153 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00129484" */;
|
1154 |
|
|
endmodule
|
1155 |
|
|
|
1156 |
|
|
//rom17
|
1157 |
|
|
module rom17 (o,a);
|
1158 |
|
|
input [4:0] a;
|
1159 |
|
|
output [7:0] o;
|
1160 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0223de06" */;
|
1161 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01237e04" */;
|
1162 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021014e3" */;
|
1163 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01209000" */;
|
1164 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03da88a2" */;
|
1165 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025882a2" */;
|
1166 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015b8ab2" */;
|
1167 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008b0908" */;
|
1168 |
|
|
endmodule
|
1169 |
|
|
|
1170 |
|
|
//rom18
|
1171 |
|
|
module rom18 (o,a);
|
1172 |
|
|
input [4:0] a;
|
1173 |
|
|
output [7:0] o;
|
1174 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00822340" */;
|
1175 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00804d64" */;
|
1176 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e7108b" */;
|
1177 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c00a20" */;
|
1178 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b10be3" */;
|
1179 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030c062a" */;
|
1180 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038421f2" */;
|
1181 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003f3761" */;
|
1182 |
|
|
endmodule
|
1183 |
|
|
|
1184 |
|
|
//rom19
|
1185 |
|
|
module rom19 (o,a);
|
1186 |
|
|
input [4:0] a;
|
1187 |
|
|
output [7:0] o;
|
1188 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0256e421" */;
|
1189 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0387452b" */;
|
1190 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015ac695" */;
|
1191 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0023004e" */;
|
1192 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00160871" */;
|
1193 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=005aa200" */;
|
1194 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02769a61" */;
|
1195 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024ca130" */;
|
1196 |
|
|
endmodule
|
1197 |
|
|
|
1198 |
|
|
//rom20
|
1199 |
|
|
module rom20 (o,a);
|
1200 |
|
|
input [4:0] a;
|
1201 |
|
|
output [7:0] o;
|
1202 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01507386" */;
|
1203 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001643a0" */;
|
1204 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01962932" */;
|
1205 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02d25004" */;
|
1206 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013678b4" */;
|
1207 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03373167" */;
|
1208 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033f25cd" */;
|
1209 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00000184" */;
|
1210 |
|
|
endmodule
|
1211 |
|
|
|
1212 |
|
|
//rom21
|
1213 |
|
|
module rom21 (o,a);
|
1214 |
|
|
input [4:0] a;
|
1215 |
|
|
output [7:0] o;
|
1216 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b0cc00" */;
|
1217 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00251ac1" */;
|
1218 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0269408f" */;
|
1219 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009c8448" */;
|
1220 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03ca61bc" */;
|
1221 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008a5016" */;
|
1222 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008249b6" */;
|
1223 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c03800" */;
|
1224 |
|
|
endmodule
|
1225 |
|
|
|
1226 |
|
|
//rom22
|
1227 |
|
|
module rom22 (o,a);
|
1228 |
|
|
input [4:0] a;
|
1229 |
|
|
output [7:0] o;
|
1230 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00730101" */;
|
1231 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02101d00" */;
|
1232 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03212219" */;
|
1233 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00020834" */;
|
1234 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021dd058" */;
|
1235 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032da894" */;
|
1236 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033d9cc2" */;
|
1237 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b05c09" */;
|
1238 |
|
|
endmodule
|
1239 |
|
|
|
1240 |
|
|
//rom23
|
1241 |
|
|
module rom23 (o,a);
|
1242 |
|
|
input [4:0] a;
|
1243 |
|
|
output [7:0] o;
|
1244 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00348623" */;
|
1245 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a827a8" */;
|
1246 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b08e12" */;
|
1247 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002c40cc" */;
|
1248 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006b0816" */;
|
1249 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02684216" */;
|
1250 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02721036" */;
|
1251 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00010a28" */;
|
1252 |
|
|
endmodule
|
1253 |
|
|
|
1254 |
|
|
//rom24
|
1255 |
|
|
module rom24 (o,a);
|
1256 |
|
|
input [4:0] a;
|
1257 |
|
|
output [7:0] o;
|
1258 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b31840" */;
|
1259 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027b4450" */;
|
1260 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d3b126" */;
|
1261 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01102810" */;
|
1262 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009592ab" */;
|
1263 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0099940c" */;
|
1264 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b482cc" */;
|
1265 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00280463" */;
|
1266 |
|
|
endmodule
|
1267 |
|
|
|
1268 |
|
|
//rom25
|
1269 |
|
|
module rom25 (o,a);
|
1270 |
|
|
input [4:0] a;
|
1271 |
|
|
output [7:0] o;
|
1272 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0346a616" */;
|
1273 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000d0433" */;
|
1274 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02665666" */;
|
1275 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0100628a" */;
|
1276 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03b8385e" */;
|
1277 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03422906" */;
|
1278 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035a2816" */;
|
1279 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ea3050" */;
|
1280 |
|
|
endmodule
|
1281 |
|
|
|
1282 |
|
|
//rom26
|
1283 |
|
|
module rom26 (o,a);
|
1284 |
|
|
input [4:0] a;
|
1285 |
|
|
output [7:0] o;
|
1286 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0134c390" */;
|
1287 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01522880" */;
|
1288 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0007195d" */;
|
1289 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0063da01" */;
|
1290 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023ac37a" */;
|
1291 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0086433e" */;
|
1292 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ae47ae" */;
|
1293 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03044080" */;
|
1294 |
|
|
endmodule
|
1295 |
|
|
|
1296 |
|
|
//rom27
|
1297 |
|
|
module rom27 (o,a);
|
1298 |
|
|
input [4:0] a;
|
1299 |
|
|
output [7:0] o;
|
1300 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0017662b" */;
|
1301 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029e6c24" */;
|
1302 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014c0298" */;
|
1303 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02052805" */;
|
1304 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014d99cb" */;
|
1305 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032d9a5b" */;
|
1306 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0337da5b" */;
|
1307 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00534189" */;
|
1308 |
|
|
endmodule
|
1309 |
|
|
|
1310 |
|
|
//rom28
|
1311 |
|
|
module rom28 (o,a);
|
1312 |
|
|
input [4:0] a;
|
1313 |
|
|
output [7:0] o;
|
1314 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010c3346" */;
|
1315 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03248460" */;
|
1316 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bba08b" */;
|
1317 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c00204" */;
|
1318 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00137387" */;
|
1319 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0109320f" */;
|
1320 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000d0017" */;
|
1321 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001e4200" */;
|
1322 |
|
|
endmodule
|
1323 |
|
|
|
1324 |
|
|
//rom29
|
1325 |
|
|
module rom29 (o,a);
|
1326 |
|
|
input [4:0] a;
|
1327 |
|
|
output [7:0] o;
|
1328 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b09c14" */;
|
1329 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00034969" */;
|
1330 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0324b616" */;
|
1331 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02930009" */;
|
1332 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bcc090" */;
|
1333 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e8b296" */;
|
1334 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e8ba86" */;
|
1335 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=019c3800" */;
|
1336 |
|
|
endmodule
|
1337 |
|
|
|
1338 |
|
|
//rom30
|
1339 |
|
|
module rom30 (o,a);
|
1340 |
|
|
input [4:0] a;
|
1341 |
|
|
output [7:0] o;
|
1342 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028846e6" */;
|
1343 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00cc4ac2" */;
|
1344 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00406536" */;
|
1345 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02054903" */;
|
1346 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b1d817" */;
|
1347 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02135427" */;
|
1348 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=039b500f" */;
|
1349 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a8d030" */;
|
1350 |
|
|
endmodule
|
1351 |
|
|
|
1352 |
|
|
//rom31
|
1353 |
|
|
module rom31 (o,a);
|
1354 |
|
|
input [4:0] a;
|
1355 |
|
|
output [7:0] o;
|
1356 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01404535" */;
|
1357 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013262c8" */;
|
1358 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03da0477" */;
|
1359 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01100100" */;
|
1360 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e8953b" */;
|
1361 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c4f567" */;
|
1362 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e41d27" */;
|
1363 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00084100" */;
|
1364 |
|
|
endmodule
|
1365 |
|
|
|
1366 |
|
|
//rom32
|
1367 |
|
|
module rom32 (o,a);
|
1368 |
|
|
input [4:0] a;
|
1369 |
|
|
output [7:0] o;
|
1370 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=020350c1" */;
|
1371 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022d8082" */;
|
1372 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0196734c" */;
|
1373 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00001803" */;
|
1374 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015b0579" */;
|
1375 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009a7155" */;
|
1376 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02936155" */;
|
1377 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03416428" */;
|
1378 |
|
|
endmodule
|
1379 |
|
|
|
1380 |
|
|
//rom33
|
1381 |
|
|
module rom33 (o,a);
|
1382 |
|
|
input [4:0] a;
|
1383 |
|
|
output [7:0] o;
|
1384 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0244461a" */;
|
1385 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01404a0d" */;
|
1386 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0264b28e" */;
|
1387 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b18ca9" */;
|
1388 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03cf3458" */;
|
1389 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038d3a9e" */;
|
1390 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02dd3808" */;
|
1391 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00034bc8" */;
|
1392 |
|
|
endmodule
|
1393 |
|
|
|
1394 |
|
|
//rom34
|
1395 |
|
|
module rom34 (o,a);
|
1396 |
|
|
input [4:0] a;
|
1397 |
|
|
output [7:0] o;
|
1398 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023a8140" */;
|
1399 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c82561" */;
|
1400 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021a4892" */;
|
1401 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02aaa041" */;
|
1402 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0337c899" */;
|
1403 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033a801b" */;
|
1404 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0331831f" */;
|
1405 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0024c980" */;
|
1406 |
|
|
endmodule
|
1407 |
|
|
|
1408 |
|
|
//rom35
|
1409 |
|
|
module rom35 (o,a);
|
1410 |
|
|
input [4:0] a;
|
1411 |
|
|
output [7:0] o;
|
1412 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0311fa85" */;
|
1413 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01176acd" */;
|
1414 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02791cbd" */;
|
1415 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01d08cad" */;
|
1416 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b85985" */;
|
1417 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02389991" */;
|
1418 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003c3893" */;
|
1419 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0080a980" */;
|
1420 |
|
|
endmodule
|
1421 |
|
|
|
1422 |
|
|
//rom36
|
1423 |
|
|
module rom36 (o,a);
|
1424 |
|
|
input [4:0] a;
|
1425 |
|
|
output [7:0] o;
|
1426 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02788531" */;
|
1427 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000c0311" */;
|
1428 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030b214c" */;
|
1429 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=005a0463" */;
|
1430 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01701c2d" */;
|
1431 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03495dab" */;
|
1432 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c95dbb" */;
|
1433 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00611534" */;
|
1434 |
|
|
endmodule
|
1435 |
|
|
|
1436 |
|
|
//rom37
|
1437 |
|
|
module rom37 (o,a);
|
1438 |
|
|
input [4:0] a;
|
1439 |
|
|
output [7:0] o;
|
1440 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033a1850" */;
|
1441 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0310588c" */;
|
1442 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022cd6b2" */;
|
1443 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02071048" */;
|
1444 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ea847e" */;
|
1445 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022b847c" */;
|
1446 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=037ba568" */;
|
1447 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0153004b" */;
|
1448 |
|
|
endmodule
|
1449 |
|
|
|
1450 |
|
|
//rom38
|
1451 |
|
|
module rom38 (o,a);
|
1452 |
|
|
input [4:0] a;
|
1453 |
|
|
output [7:0] o;
|
1454 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=017767c3" */;
|
1455 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0121ac20" */;
|
1456 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b276f9" */;
|
1457 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00242623" */;
|
1458 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032e45c5" */;
|
1459 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ae46dd" */;
|
1460 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013f44d5" */;
|
1461 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034d1602" */;
|
1462 |
|
|
endmodule
|
1463 |
|
|
|
1464 |
|
|
//rom39
|
1465 |
|
|
module rom39 (o,a);
|
1466 |
|
|
input [4:0] a;
|
1467 |
|
|
output [7:0] o;
|
1468 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ba8a65" */;
|
1469 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029a006c" */;
|
1470 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=039f2f41" */;
|
1471 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0032804c" */;
|
1472 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025fe7c7" */;
|
1473 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02960743" */;
|
1474 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035e1773" */;
|
1475 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c164a1" */;
|
1476 |
|
|
endmodule
|
1477 |
|
|
|
1478 |
|
|
//rom40
|
1479 |
|
|
module rom40 (o,a);
|
1480 |
|
|
input [4:0] a;
|
1481 |
|
|
output [7:0] o;
|
1482 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00247801" */;
|
1483 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002328d1" */;
|
1484 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004818a7" */;
|
1485 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000368d1" */;
|
1486 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a0066d" */;
|
1487 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c8dc77" */;
|
1488 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f0844f" */;
|
1489 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00280b40" */;
|
1490 |
|
|
endmodule
|
1491 |
|
|
|
1492 |
|
|
//rom41
|
1493 |
|
|
module rom41 (o,a);
|
1494 |
|
|
input [4:0] a;
|
1495 |
|
|
output [7:0] o;
|
1496 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01648f42" */;
|
1497 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022455e1" */;
|
1498 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d08a32" */;
|
1499 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0082042d" */;
|
1500 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00022b13" */;
|
1501 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00433807" */;
|
1502 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006f2943" */;
|
1503 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00441151" */;
|
1504 |
|
|
endmodule
|
1505 |
|
|
|
1506 |
|
|
//rom42
|
1507 |
|
|
module rom42 (o,a);
|
1508 |
|
|
input [4:0] a;
|
1509 |
|
|
output [7:0] o;
|
1510 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03aa200c" */;
|
1511 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01af321c" */;
|
1512 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027bc4d7" */;
|
1513 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00226090" */;
|
1514 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02329d01" */;
|
1515 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026e8557" */;
|
1516 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03e2947b" */;
|
1517 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01941948" */;
|
1518 |
|
|
endmodule
|
1519 |
|
|
|
1520 |
|
|
//rom43
|
1521 |
|
|
module rom43 (o,a);
|
1522 |
|
|
input [4:0] a;
|
1523 |
|
|
output [7:0] o;
|
1524 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00114d80" */;
|
1525 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000a0901" */;
|
1526 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c12f48" */;
|
1527 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00104a81" */;
|
1528 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f16cd8" */;
|
1529 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008d61d0" */;
|
1530 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009775f4" */;
|
1531 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036e418a" */;
|
1532 |
|
|
endmodule
|
1533 |
|
|
|
1534 |
|
|
//rom44
|
1535 |
|
|
module rom44 (o,a);
|
1536 |
|
|
input [4:0] a;
|
1537 |
|
|
output [7:0] o;
|
1538 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0240f2c0" */;
|
1539 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ca2854" */;
|
1540 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010264be" */;
|
1541 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0382a241" */;
|
1542 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012f26a6" */;
|
1543 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035276d3" */;
|
1544 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023e6782" */;
|
1545 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00096660" */;
|
1546 |
|
|
endmodule
|
1547 |
|
|
|
1548 |
|
|
//rom45
|
1549 |
|
|
module rom45 (o,a);
|
1550 |
|
|
input [4:0] a;
|
1551 |
|
|
output [7:0] o;
|
1552 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000426c0" */;
|
1553 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02306582" */;
|
1554 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00160af4" */;
|
1555 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008109a2" */;
|
1556 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008932fc" */;
|
1557 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e39298" */;
|
1558 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01cab6d9" */;
|
1559 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00026404" */;
|
1560 |
|
|
endmodule
|
1561 |
|
|
|
1562 |
|
|
//rom46
|
1563 |
|
|
module rom46 (o,a);
|
1564 |
|
|
input [4:0] a;
|
1565 |
|
|
output [7:0] o;
|
1566 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003e1a4a" */;
|
1567 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=016f90c9" */;
|
1568 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d0b756" */;
|
1569 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02001ac5" */;
|
1570 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00161fe1" */;
|
1571 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00984bf2" */;
|
1572 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b64bf1" */;
|
1573 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00260c84" */;
|
1574 |
|
|
endmodule
|
1575 |
|
|
|
1576 |
|
|
//rom47
|
1577 |
|
|
module rom47 (o,a);
|
1578 |
|
|
input [4:0] a;
|
1579 |
|
|
output [7:0] o;
|
1580 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03489a90" */;
|
1581 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000e4698" */;
|
1582 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0163d823" */;
|
1583 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02810420" */;
|
1584 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f0a835" */;
|
1585 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03449e26" */;
|
1586 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0348bad6" */;
|
1587 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02be1591" */;
|
1588 |
|
|
endmodule
|
1589 |
|
|
|
1590 |
|
|
//rom48
|
1591 |
|
|
module rom48 (o,a);
|
1592 |
|
|
input [4:0] a;
|
1593 |
|
|
output [7:0] o;
|
1594 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00356b59" */;
|
1595 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00120945" */;
|
1596 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021a6ab1" */;
|
1597 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00130841" */;
|
1598 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03ebdf75" */;
|
1599 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02075eb1" */;
|
1600 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02975fa3" */;
|
1601 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=016d9180" */;
|
1602 |
|
|
endmodule
|
1603 |
|
|
|
1604 |
|
|
//rom49
|
1605 |
|
|
module rom49 (o,a);
|
1606 |
|
|
input [4:0] a;
|
1607 |
|
|
output [7:0] o;
|
1608 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03098402" */;
|
1609 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00500e22" */;
|
1610 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c112b4" */;
|
1611 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00080a22" */;
|
1612 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026ff387" */;
|
1613 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=032ba3d5" */;
|
1614 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=016722df" */;
|
1615 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00085108" */;
|
1616 |
|
|
endmodule
|
1617 |
|
|
|
1618 |
|
|
//rom50
|
1619 |
|
|
module rom50 (o,a);
|
1620 |
|
|
input [4:0] a;
|
1621 |
|
|
output [7:0] o;
|
1622 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002379e0" */;
|
1623 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0145bca5" */;
|
1624 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b51303" */;
|
1625 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023350c4" */;
|
1626 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02290863" */;
|
1627 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02894388" */;
|
1628 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02090b39" */;
|
1629 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000009a2" */;
|
1630 |
|
|
endmodule
|
1631 |
|
|
|
1632 |
|
|
//rom51
|
1633 |
|
|
module rom51 (o,a);
|
1634 |
|
|
input [4:0] a;
|
1635 |
|
|
output [7:0] o;
|
1636 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02340e14" */;
|
1637 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02896092" */;
|
1638 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036c9e79" */;
|
1639 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d9801e" */;
|
1640 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029e1bf5" */;
|
1641 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02341225" */;
|
1642 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b61385" */;
|
1643 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00300042" */;
|
1644 |
|
|
endmodule
|
1645 |
|
|
|
1646 |
|
|
//rom52
|
1647 |
|
|
module rom52 (o,a);
|
1648 |
|
|
input [4:0] a;
|
1649 |
|
|
output [7:0] o;
|
1650 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036a8fa8" */;
|
1651 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00222fe5" */;
|
1652 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023a6abc" */;
|
1653 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0161cee1" */;
|
1654 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03758e9a" */;
|
1655 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f98ece" */;
|
1656 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f98a8e" */;
|
1657 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014c8050" */;
|
1658 |
|
|
endmodule
|
1659 |
|
|
|
1660 |
|
|
//rom53
|
1661 |
|
|
module rom53 (o,a);
|
1662 |
|
|
input [4:0] a;
|
1663 |
|
|
output [7:0] o;
|
1664 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02265616" */;
|
1665 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a40113" */;
|
1666 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c2b616" */;
|
1667 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02006011" */;
|
1668 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0358fc4e" */;
|
1669 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034af655" */;
|
1670 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036edef6" */;
|
1671 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003a6008" */;
|
1672 |
|
|
endmodule
|
1673 |
|
|
|
1674 |
|
|
//rom54
|
1675 |
|
|
module rom54 (o,a);
|
1676 |
|
|
input [4:0] a;
|
1677 |
|
|
output [7:0] o;
|
1678 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02d1a2ea" */;
|
1679 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03070084" */;
|
1680 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00aae1ee" */;
|
1681 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01120a80" */;
|
1682 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bbfef2" */;
|
1683 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00927236" */;
|
1684 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0293f217" */;
|
1685 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02691400" */;
|
1686 |
|
|
endmodule
|
1687 |
|
|
|
1688 |
|
|
//rom55
|
1689 |
|
|
module rom55 (o,a);
|
1690 |
|
|
input [4:0] a;
|
1691 |
|
|
output [7:0] o;
|
1692 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=007a0ad1" */;
|
1693 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02528d1c" */;
|
1694 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021c03e2" */;
|
1695 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01350714" */;
|
1696 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b0e775" */;
|
1697 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035903c6" */;
|
1698 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03120ac7" */;
|
1699 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a328a4" */;
|
1700 |
|
|
endmodule
|
1701 |
|
|
|
1702 |
|
|
//rom56
|
1703 |
|
|
module rom56 (o,a);
|
1704 |
|
|
input [4:0] a;
|
1705 |
|
|
output [7:0] o;
|
1706 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01952bc6" */;
|
1707 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001186e4" */;
|
1708 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0253bbff" */;
|
1709 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000500e8" */;
|
1710 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027f03f3" */;
|
1711 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bd6bd6" */;
|
1712 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bd09d2" */;
|
1713 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02461a03" */;
|
1714 |
|
|
endmodule
|
1715 |
|
|
|
1716 |
|
|
//rom57
|
1717 |
|
|
module rom57 (o,a);
|
1718 |
|
|
input [4:0] a;
|
1719 |
|
|
output [7:0] o;
|
1720 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00544809" */;
|
1721 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e6e850" */;
|
1722 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02208e42" */;
|
1723 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011a8c59" */;
|
1724 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022d897e" */;
|
1725 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02004afa" */;
|
1726 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03055abe" */;
|
1727 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0304c159" */;
|
1728 |
|
|
endmodule
|
1729 |
|
|
|
1730 |
|
|
//rom58
|
1731 |
|
|
module rom58 (o,a);
|
1732 |
|
|
input [4:0] a;
|
1733 |
|
|
output [7:0] o;
|
1734 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001056b8" */;
|
1735 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00155392" */;
|
1736 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a9a848" */;
|
1737 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00802486" */;
|
1738 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013c1de9" */;
|
1739 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026a0469" */;
|
1740 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027a0459" */;
|
1741 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01140c10" */;
|
1742 |
|
|
endmodule
|
1743 |
|
|
|
1744 |
|
|
//rom59
|
1745 |
|
|
module rom59 (o,a);
|
1746 |
|
|
input [4:0] a;
|
1747 |
|
|
output [7:0] o;
|
1748 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b82c17" */;
|
1749 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025a1704" */;
|
1750 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025200f3" */;
|
1751 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a92801" */;
|
1752 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008024f8" */;
|
1753 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01857032" */;
|
1754 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b5a465" */;
|
1755 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0085348c" */;
|
1756 |
|
|
endmodule
|
1757 |
|
|
|
1758 |
|
|
//rom60
|
1759 |
|
|
module rom60 (o,a);
|
1760 |
|
|
input [4:0] a;
|
1761 |
|
|
output [7:0] o;
|
1762 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ef2408" */;
|
1763 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008534a0" */;
|
1764 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026ac37f" */;
|
1765 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000021a0" */;
|
1766 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03fe3c05" */;
|
1767 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036e6cb3" */;
|
1768 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03fb7833" */;
|
1769 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00855484" */;
|
1770 |
|
|
endmodule
|
1771 |
|
|
|
1772 |
|
|
//rom61
|
1773 |
|
|
module rom61 (o,a);
|
1774 |
|
|
input [4:0] a;
|
1775 |
|
|
output [7:0] o;
|
1776 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01300960" */;
|
1777 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00206069" */;
|
1778 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a5c204" */;
|
1779 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00202101" */;
|
1780 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ff9bd0" */;
|
1781 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a80180" */;
|
1782 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a817f2" */;
|
1783 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024f8360" */;
|
1784 |
|
|
endmodule
|
1785 |
|
|
|
1786 |
|
|
//rom62
|
1787 |
|
|
module rom62 (o,a);
|
1788 |
|
|
input [4:0] a;
|
1789 |
|
|
output [7:0] o;
|
1790 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003cfcc1" */;
|
1791 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0053b483" */;
|
1792 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0282ddfa" */;
|
1793 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0363100b" */;
|
1794 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006acbf4" */;
|
1795 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03824925" */;
|
1796 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d0eb46" */;
|
1797 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01102000" */;
|
1798 |
|
|
endmodule
|
1799 |
|
|
|
1800 |
|
|
//rom63
|
1801 |
|
|
module rom63 (o,a);
|
1802 |
|
|
input [4:0] a;
|
1803 |
|
|
output [7:0] o;
|
1804 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a02cdc" */;
|
1805 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02622c54" */;
|
1806 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01981be2" */;
|
1807 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00002848" */;
|
1808 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01905aea" */;
|
1809 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008d99c8" */;
|
1810 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a59dd9" */;
|
1811 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0138451a" */;
|
1812 |
|
|
endmodule
|
1813 |
|
|
|
1814 |
|
|
//rom64
|
1815 |
|
|
module rom64 (o,a);
|
1816 |
|
|
input [4:0] a;
|
1817 |
|
|
output [7:0] o;
|
1818 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b00782" */;
|
1819 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a5d486" */;
|
1820 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c7819a" */;
|
1821 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d25283" */;
|
1822 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0090079a" */;
|
1823 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008057ca" */;
|
1824 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a823eb" */;
|
1825 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00101412" */;
|
1826 |
|
|
endmodule
|
1827 |
|
|
|
1828 |
|
|
//rom65
|
1829 |
|
|
module rom65 (o,a);
|
1830 |
|
|
input [4:0] a;
|
1831 |
|
|
output [7:0] o;
|
1832 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0267b804" */;
|
1833 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a04ae8" */;
|
1834 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00259391" */;
|
1835 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e202e8" */;
|
1836 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027f3683" */;
|
1837 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=037713a2" */;
|
1838 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03771f02" */;
|
1839 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02428881" */;
|
1840 |
|
|
endmodule
|
1841 |
|
|
|
1842 |
|
|
//rom66
|
1843 |
|
|
module rom66 (o,a);
|
1844 |
|
|
input [4:0] a;
|
1845 |
|
|
output [7:0] o;
|
1846 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c0ae04" */;
|
1847 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014a2603" */;
|
1848 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03904ba0" */;
|
1849 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0030600f" */;
|
1850 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c51af8" */;
|
1851 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02083398" */;
|
1852 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026231de" */;
|
1853 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00cf3321" */;
|
1854 |
|
|
endmodule
|
1855 |
|
|
|
1856 |
|
|
//rom67
|
1857 |
|
|
module rom67 (o,a);
|
1858 |
|
|
input [4:0] a;
|
1859 |
|
|
output [7:0] o;
|
1860 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03834916" */;
|
1861 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008a0c38" */;
|
1862 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d62b96" */;
|
1863 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00834858" */;
|
1864 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03dbe987" */;
|
1865 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d34b07" */;
|
1866 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01fe4a87" */;
|
1867 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0008e120" */;
|
1868 |
|
|
endmodule
|
1869 |
|
|
|
1870 |
|
|
//rom68
|
1871 |
|
|
module rom68 (o,a);
|
1872 |
|
|
input [4:0] a;
|
1873 |
|
|
output [7:0] o;
|
1874 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00602648" */;
|
1875 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0025a248" */;
|
1876 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02025793" */;
|
1877 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00302200" */;
|
1878 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01004034" */;
|
1879 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02024132" */;
|
1880 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029a497b" */;
|
1881 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0142104c" */;
|
1882 |
|
|
endmodule
|
1883 |
|
|
|
1884 |
|
|
//rom69
|
1885 |
|
|
module rom69 (o,a);
|
1886 |
|
|
input [4:0] a;
|
1887 |
|
|
output [7:0] o;
|
1888 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02520980" */;
|
1889 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d200b2" */;
|
1890 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013d8465" */;
|
1891 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000dcd1a" */;
|
1892 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00f221db" */;
|
1893 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0150203b" */;
|
1894 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03123693" */;
|
1895 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022200d2" */;
|
1896 |
|
|
endmodule
|
1897 |
|
|
|
1898 |
|
|
//rom70
|
1899 |
|
|
module rom70 (o,a);
|
1900 |
|
|
input [4:0] a;
|
1901 |
|
|
output [7:0] o;
|
1902 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003f9e10" */;
|
1903 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01081095" */;
|
1904 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c23e62" */;
|
1905 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0035a201" */;
|
1906 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0257c4f2" */;
|
1907 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00878c22" */;
|
1908 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002f8dba" */;
|
1909 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024d8810" */;
|
1910 |
|
|
endmodule
|
1911 |
|
|
|
1912 |
|
|
//rom71
|
1913 |
|
|
module rom71 (o,a);
|
1914 |
|
|
input [4:0] a;
|
1915 |
|
|
output [7:0] o;
|
1916 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00924b99" */;
|
1917 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02d2d9aa" */;
|
1918 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038a29b5" */;
|
1919 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01032aaf" */;
|
1920 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022f2fd8" */;
|
1921 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a37af9" */;
|
1922 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02336ae0" */;
|
1923 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029c5400" */;
|
1924 |
|
|
endmodule
|
1925 |
|
|
|
1926 |
|
|
//rom72
|
1927 |
|
|
module rom72 (o,a);
|
1928 |
|
|
input [4:0] a;
|
1929 |
|
|
output [7:0] o;
|
1930 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0138a6e6" */;
|
1931 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003ef660" */;
|
1932 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0030eb9a" */;
|
1933 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010a2604" */;
|
1934 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01cc3f2c" */;
|
1935 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c82396" */;
|
1936 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d033b5" */;
|
1937 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010838ac" */;
|
1938 |
|
|
endmodule
|
1939 |
|
|
|
1940 |
|
|
//rom73
|
1941 |
|
|
module rom73 (o,a);
|
1942 |
|
|
input [4:0] a;
|
1943 |
|
|
output [7:0] o;
|
1944 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00206b81" */;
|
1945 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02802fc1" */;
|
1946 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a54aaf" */;
|
1947 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c00881" */;
|
1948 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010efabd" */;
|
1949 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012f4ba7" */;
|
1950 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013bf996" */;
|
1951 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0021ab00" */;
|
1952 |
|
|
endmodule
|
1953 |
|
|
|
1954 |
|
|
//rom74
|
1955 |
|
|
module rom74 (o,a);
|
1956 |
|
|
input [4:0] a;
|
1957 |
|
|
output [7:0] o;
|
1958 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ef9140" */;
|
1959 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e91044" */;
|
1960 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023ca721" */;
|
1961 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01222414" */;
|
1962 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0221c92b" */;
|
1963 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02248b88" */;
|
1964 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e58a8a" */;
|
1965 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c54101" */;
|
1966 |
|
|
endmodule
|
1967 |
|
|
|
1968 |
|
|
//rom75
|
1969 |
|
|
module rom75 (o,a);
|
1970 |
|
|
input [4:0] a;
|
1971 |
|
|
output [7:0] o;
|
1972 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012c4e1b" */;
|
1973 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00245ad9" */;
|
1974 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01d8010d" */;
|
1975 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00014481" */;
|
1976 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d3a449" */;
|
1977 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c9450d" */;
|
1978 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01eb2573" */;
|
1979 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=023c8411" */;
|
1980 |
|
|
endmodule
|
1981 |
|
|
|
1982 |
|
|
//rom76
|
1983 |
|
|
module rom76 (o,a);
|
1984 |
|
|
input [4:0] a;
|
1985 |
|
|
output [7:0] o;
|
1986 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03528166" */;
|
1987 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0183fb22" */;
|
1988 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0326347c" */;
|
1989 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03910020" */;
|
1990 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013c80fd" */;
|
1991 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0308844d" */;
|
1992 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031804cf" */;
|
1993 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006c0412" */;
|
1994 |
|
|
endmodule
|
1995 |
|
|
|
1996 |
|
|
//rom77
|
1997 |
|
|
module rom77 (o,a);
|
1998 |
|
|
input [4:0] a;
|
1999 |
|
|
output [7:0] o;
|
2000 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e20811" */;
|
2001 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03448509" */;
|
2002 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00827a32" */;
|
2003 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00206089" */;
|
2004 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ed1463" */;
|
2005 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01da2001" */;
|
2006 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bb3404" */;
|
2007 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00022462" */;
|
2008 |
|
|
endmodule
|
2009 |
|
|
|
2010 |
|
|
//rom78
|
2011 |
|
|
module rom78 (o,a);
|
2012 |
|
|
input [4:0] a;
|
2013 |
|
|
output [7:0] o;
|
2014 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=018a5cac" */;
|
2015 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009b00ac" */;
|
2016 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d39f43" */;
|
2017 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0282c040" */;
|
2018 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c67a19" */;
|
2019 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a67415" */;
|
2020 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a67e9d" */;
|
2021 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01404ea8" */;
|
2022 |
|
|
endmodule
|
2023 |
|
|
|
2024 |
|
|
//rom79
|
2025 |
|
|
module rom79 (o,a);
|
2026 |
|
|
input [4:0] a;
|
2027 |
|
|
output [7:0] o;
|
2028 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0352a910" */;
|
2029 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012e2551" */;
|
2030 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b40984" */;
|
2031 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03018109" */;
|
2032 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03109dae" */;
|
2033 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0391cc2a" */;
|
2034 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0393cb22" */;
|
2035 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02039484" */;
|
2036 |
|
|
endmodule
|
2037 |
|
|
|
2038 |
|
|
//rom80
|
2039 |
|
|
module rom80 (o,a);
|
2040 |
|
|
input [4:0] a;
|
2041 |
|
|
output [7:0] o;
|
2042 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ad0625" */;
|
2043 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00017235" */;
|
2044 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a644c7" */;
|
2045 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00088067" */;
|
2046 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03b289a6" */;
|
2047 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02649407" */;
|
2048 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0265850c" */;
|
2049 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01970c00" */;
|
2050 |
|
|
endmodule
|
2051 |
|
|
|
2052 |
|
|
//rom81
|
2053 |
|
|
module rom81 (o,a);
|
2054 |
|
|
input [4:0] a;
|
2055 |
|
|
output [7:0] o;
|
2056 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03804148" */;
|
2057 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c6b210" */;
|
2058 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02c16122" */;
|
2059 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008a8140" */;
|
2060 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b944ef" */;
|
2061 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03804cee" */;
|
2062 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=019844e7" */;
|
2063 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002d0040" */;
|
2064 |
|
|
endmodule
|
2065 |
|
|
|
2066 |
|
|
//rom82
|
2067 |
|
|
module rom82 (o,a);
|
2068 |
|
|
input [4:0] a;
|
2069 |
|
|
output [7:0] o;
|
2070 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02682496" */;
|
2071 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003108a5" */;
|
2072 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024c930f" */;
|
2073 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00013474" */;
|
2074 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03ec617f" */;
|
2075 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034a8163" */;
|
2076 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03eaa176" */;
|
2077 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0004e028" */;
|
2078 |
|
|
endmodule
|
2079 |
|
|
|
2080 |
|
|
//rom83
|
2081 |
|
|
module rom83 (o,a);
|
2082 |
|
|
input [4:0] a;
|
2083 |
|
|
output [7:0] o;
|
2084 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0200f17b" */;
|
2085 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0322c6e1" */;
|
2086 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0396295e" */;
|
2087 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02105a40" */;
|
2088 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024cb25e" */;
|
2089 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02057156" */;
|
2090 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0201b777" */;
|
2091 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00489721" */;
|
2092 |
|
|
endmodule
|
2093 |
|
|
|
2094 |
|
|
//rom84
|
2095 |
|
|
module rom84 (o,a);
|
2096 |
|
|
input [4:0] a;
|
2097 |
|
|
output [7:0] o;
|
2098 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03520fc0" */;
|
2099 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024140c4" */;
|
2100 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ab0723" */;
|
2101 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00789804" */;
|
2102 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00523b39" */;
|
2103 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01969f2a" */;
|
2104 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035e9e4a" */;
|
2105 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0310ad51" */;
|
2106 |
|
|
endmodule
|
2107 |
|
|
|
2108 |
|
|
//rom85
|
2109 |
|
|
module rom85 (o,a);
|
2110 |
|
|
input [4:0] a;
|
2111 |
|
|
output [7:0] o;
|
2112 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01210038" */;
|
2113 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03cc3432" */;
|
2114 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011561dd" */;
|
2115 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a058aa" */;
|
2116 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b38e80" */;
|
2117 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03312d4c" */;
|
2118 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03b189c0" */;
|
2119 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002206c0" */;
|
2120 |
|
|
endmodule
|
2121 |
|
|
|
2122 |
|
|
//rom86
|
2123 |
|
|
module rom86 (o,a);
|
2124 |
|
|
input [4:0] a;
|
2125 |
|
|
output [7:0] o;
|
2126 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0206cdc6" */;
|
2127 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02022b14" */;
|
2128 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036e8ece" */;
|
2129 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024a5804" */;
|
2130 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03375aed" */;
|
2131 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a64ccf" */;
|
2132 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a45ced" */;
|
2133 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01115400" */;
|
2134 |
|
|
endmodule
|
2135 |
|
|
|
2136 |
|
|
//rom87
|
2137 |
|
|
module rom87 (o,a);
|
2138 |
|
|
input [4:0] a;
|
2139 |
|
|
output [7:0] o;
|
2140 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0078c041" */;
|
2141 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0193db40" */;
|
2142 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0280387a" */;
|
2143 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01492050" */;
|
2144 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=005d08e1" */;
|
2145 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02490c4b" */;
|
2146 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0258cc4e" */;
|
2147 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025cc080" */;
|
2148 |
|
|
endmodule
|
2149 |
|
|
|
2150 |
|
|
//rom88
|
2151 |
|
|
module rom88 (o,a);
|
2152 |
|
|
input [4:0] a;
|
2153 |
|
|
output [7:0] o;
|
2154 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028434fc" */;
|
2155 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00210ce8" */;
|
2156 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02de9381" */;
|
2157 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00022ad4" */;
|
2158 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e8b015" */;
|
2159 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03e83051" */;
|
2160 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03fc703f" */;
|
2161 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0200a078" */;
|
2162 |
|
|
endmodule
|
2163 |
|
|
|
2164 |
|
|
//rom89
|
2165 |
|
|
module rom89 (o,a);
|
2166 |
|
|
input [4:0] a;
|
2167 |
|
|
output [7:0] o;
|
2168 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027a6b03" */;
|
2169 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0304cd82" */;
|
2170 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03092175" */;
|
2171 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02138308" */;
|
2172 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028a3b7f" */;
|
2173 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0222225b" */;
|
2174 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=022a2b51" */;
|
2175 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e21a24" */;
|
2176 |
|
|
endmodule
|
2177 |
|
|
|
2178 |
|
|
//rom90
|
2179 |
|
|
module rom90 (o,a);
|
2180 |
|
|
input [4:0] a;
|
2181 |
|
|
output [7:0] o;
|
2182 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01497425" */;
|
2183 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c87850" */;
|
2184 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03062ea2" */;
|
2185 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000520d5" */;
|
2186 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031b6a42" */;
|
2187 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0183f241" */;
|
2188 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bba348" */;
|
2189 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02094046" */;
|
2190 |
|
|
endmodule
|
2191 |
|
|
|
2192 |
|
|
//rom91
|
2193 |
|
|
module rom91 (o,a);
|
2194 |
|
|
input [4:0] a;
|
2195 |
|
|
output [7:0] o;
|
2196 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0004018a" */;
|
2197 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0282b74a" */;
|
2198 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0241824a" */;
|
2199 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00262092" */;
|
2200 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03550af6" */;
|
2201 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=020504be" */;
|
2202 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02054ef7" */;
|
2203 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03440080" */;
|
2204 |
|
|
endmodule
|
2205 |
|
|
|
2206 |
|
|
//rom92
|
2207 |
|
|
module rom92 (o,a);
|
2208 |
|
|
input [4:0] a;
|
2209 |
|
|
output [7:0] o;
|
2210 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0110a4a4" */;
|
2211 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01316120" */;
|
2212 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0184debd" */;
|
2213 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00831021" */;
|
2214 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002a8c8e" */;
|
2215 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03268693" */;
|
2216 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=037ea6d6" */;
|
2217 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00542208" */;
|
2218 |
|
|
endmodule
|
2219 |
|
|
|
2220 |
|
|
//rom93
|
2221 |
|
|
module rom93 (o,a);
|
2222 |
|
|
input [4:0] a;
|
2223 |
|
|
output [7:0] o;
|
2224 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00827892" */;
|
2225 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030b08ca" */;
|
2226 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021a61bf" */;
|
2227 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008a10ca" */;
|
2228 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0096d6f5" */;
|
2229 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e252be" */;
|
2230 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e35abc" */;
|
2231 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b59c01" */;
|
2232 |
|
|
endmodule
|
2233 |
|
|
|
2234 |
|
|
//rom94
|
2235 |
|
|
module rom94 (o,a);
|
2236 |
|
|
input [4:0] a;
|
2237 |
|
|
output [7:0] o;
|
2238 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02952101" */;
|
2239 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c32aa5" */;
|
2240 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034bad13" */;
|
2241 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011536a5" */;
|
2242 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02bbf4ab" */;
|
2243 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0203b9fb" */;
|
2244 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a339fb" */;
|
2245 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009848a0" */;
|
2246 |
|
|
endmodule
|
2247 |
|
|
|
2248 |
|
|
//rom95
|
2249 |
|
|
module rom95 (o,a);
|
2250 |
|
|
input [4:0] a;
|
2251 |
|
|
output [7:0] o;
|
2252 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014101ba" */;
|
2253 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000584ba" */;
|
2254 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006c4b06" */;
|
2255 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01844052" */;
|
2256 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03d90b63" */;
|
2257 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01d4430f" */;
|
2258 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01dd23a3" */;
|
2259 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030108a0" */;
|
2260 |
|
|
endmodule
|
2261 |
|
|
|
2262 |
|
|
//rom96
|
2263 |
|
|
module rom96 (o,a);
|
2264 |
|
|
input [4:0] a;
|
2265 |
|
|
output [7:0] o;
|
2266 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00172812" */;
|
2267 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02b64210" */;
|
2268 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0381a6ea" */;
|
2269 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02909c01" */;
|
2270 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ef336a" */;
|
2271 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a900ab" */;
|
2272 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03ab129a" */;
|
2273 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004711d4" */;
|
2274 |
|
|
endmodule
|
2275 |
|
|
|
2276 |
|
|
//rom97
|
2277 |
|
|
module rom97 (o,a);
|
2278 |
|
|
input [4:0] a;
|
2279 |
|
|
output [7:0] o;
|
2280 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0021a5a0" */;
|
2281 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030b11f0" */;
|
2282 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00d7721b" */;
|
2283 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0149c460" */;
|
2284 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00d78d91" */;
|
2285 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00b3ae5b" */;
|
2286 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00f3ae8f" */;
|
2287 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0026a640" */;
|
2288 |
|
|
endmodule
|
2289 |
|
|
|
2290 |
|
|
//rom98
|
2291 |
|
|
module rom98 (o,a);
|
2292 |
|
|
input [4:0] a;
|
2293 |
|
|
output [7:0] o;
|
2294 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0000f08d" */;
|
2295 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0044298f" */;
|
2296 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028cbc85" */;
|
2297 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03106a87" */;
|
2298 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010bf6e9" */;
|
2299 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=018cf6c1" */;
|
2300 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bff6fd" */;
|
2301 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00004208" */;
|
2302 |
|
|
endmodule
|
2303 |
|
|
|
2304 |
|
|
//rom99
|
2305 |
|
|
module rom99 (o,a);
|
2306 |
|
|
input [4:0] a;
|
2307 |
|
|
output [7:0] o;
|
2308 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03188093" */;
|
2309 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b88890" */;
|
2310 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e0e946" */;
|
2311 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034b83b9" */;
|
2312 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038cf85c" */;
|
2313 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038cca9b" */;
|
2314 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=039cca00" */;
|
2315 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02103684" */;
|
2316 |
|
|
endmodule
|
2317 |
|
|
|
2318 |
|
|
//rom100
|
2319 |
|
|
module rom100 (o,a);
|
2320 |
|
|
input [4:0] a;
|
2321 |
|
|
output [7:0] o;
|
2322 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036c3160" */;
|
2323 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008cb024" */;
|
2324 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03334452" */;
|
2325 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c4a104" */;
|
2326 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03600350" */;
|
2327 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03631742" */;
|
2328 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=037b03eb" */;
|
2329 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004b0134" */;
|
2330 |
|
|
endmodule
|
2331 |
|
|
|
2332 |
|
|
//rom101
|
2333 |
|
|
module rom101 (o,a);
|
2334 |
|
|
input [4:0] a;
|
2335 |
|
|
output [7:0] o;
|
2336 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03530ed9" */;
|
2337 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c01a41" */;
|
2338 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038781f8" */;
|
2339 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031004c8" */;
|
2340 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03f465fc" */;
|
2341 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0307a145" */;
|
2342 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0347a946" */;
|
2343 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00e3cc20" */;
|
2344 |
|
|
endmodule
|
2345 |
|
|
|
2346 |
|
|
//rom102
|
2347 |
|
|
module rom102 (o,a);
|
2348 |
|
|
input [4:0] a;
|
2349 |
|
|
output [7:0] o;
|
2350 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0307e084" */;
|
2351 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0103ea66" */;
|
2352 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02637deb" */;
|
2353 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00033044" */;
|
2354 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02638c59" */;
|
2355 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=034301d2" */;
|
2356 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01fb8594" */;
|
2357 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000084c9" */;
|
2358 |
|
|
endmodule
|
2359 |
|
|
|
2360 |
|
|
//rom103
|
2361 |
|
|
module rom103 (o,a);
|
2362 |
|
|
input [4:0] a;
|
2363 |
|
|
output [7:0] o;
|
2364 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0247f099" */;
|
2365 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03670098" */;
|
2366 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0118a7de" */;
|
2367 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00005089" */;
|
2368 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008435f6" */;
|
2369 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0200f1fc" */;
|
2370 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0303f8ec" */;
|
2371 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01079503" */;
|
2372 |
|
|
endmodule
|
2373 |
|
|
|
2374 |
|
|
//rom104
|
2375 |
|
|
module rom104 (o,a);
|
2376 |
|
|
input [4:0] a;
|
2377 |
|
|
output [7:0] o;
|
2378 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0240e222" */;
|
2379 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0240e224" */;
|
2380 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03bfa350" */;
|
2381 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0220be06" */;
|
2382 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=035ff459" */;
|
2383 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0280f799" */;
|
2384 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0200f7d9" */;
|
2385 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011f0202" */;
|
2386 |
|
|
endmodule
|
2387 |
|
|
|
2388 |
|
|
//rom105
|
2389 |
|
|
module rom105 (o,a);
|
2390 |
|
|
input [4:0] a;
|
2391 |
|
|
output [7:0] o;
|
2392 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03bc7389" */;
|
2393 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=038f2831" */;
|
2394 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c42a45" */;
|
2395 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003b2199" */;
|
2396 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=007ca38b" */;
|
2397 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ac6e06" */;
|
2398 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033cee02" */;
|
2399 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02e06800" */;
|
2400 |
|
|
endmodule
|
2401 |
|
|
|
2402 |
|
|
//rom106
|
2403 |
|
|
module rom106 (o,a);
|
2404 |
|
|
input [4:0] a;
|
2405 |
|
|
output [7:0] o;
|
2406 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0200e054" */;
|
2407 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00002472" */;
|
2408 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02208c8d" */;
|
2409 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00001000" */;
|
2410 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01a07add" */;
|
2411 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03bf400f" */;
|
2412 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03bf715d" */;
|
2413 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02403ad4" */;
|
2414 |
|
|
endmodule
|
2415 |
|
|
|
2416 |
|
|
//rom107
|
2417 |
|
|
module rom107 (o,a);
|
2418 |
|
|
input [4:0] a;
|
2419 |
|
|
output [7:0] o;
|
2420 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0220ef00" */;
|
2421 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031f9bf8" */;
|
2422 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=039b2f52" */;
|
2423 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02840888" */;
|
2424 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02400f7a" */;
|
2425 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02404cba" */;
|
2426 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0240cc6e" */;
|
2427 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0000c8a9" */;
|
2428 |
|
|
endmodule
|
2429 |
|
|
|
2430 |
|
|
//rom108
|
2431 |
|
|
module rom108 (o,a);
|
2432 |
|
|
input [4:0] a;
|
2433 |
|
|
output [7:0] o;
|
2434 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bb702d" */;
|
2435 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a02208" */;
|
2436 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031ba124" */;
|
2437 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00402001" */;
|
2438 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021feda0" */;
|
2439 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011f69e1" */;
|
2440 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bf79fc" */;
|
2441 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a0940a" */;
|
2442 |
|
|
endmodule
|
2443 |
|
|
|
2444 |
|
|
//rom109
|
2445 |
|
|
module rom109 (o,a);
|
2446 |
|
|
input [4:0] a;
|
2447 |
|
|
output [7:0] o;
|
2448 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01404d92" */;
|
2449 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03448940" */;
|
2450 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03801686" */;
|
2451 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01008648" */;
|
2452 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=039b34bc" */;
|
2453 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a0511a" */;
|
2454 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03c07101" */;
|
2455 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027b4024" */;
|
2456 |
|
|
endmodule
|
2457 |
|
|
|
2458 |
|
|
//rom110
|
2459 |
|
|
module rom110 (o,a);
|
2460 |
|
|
input [4:0] a;
|
2461 |
|
|
output [7:0] o;
|
2462 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001972a4" */;
|
2463 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00856c05" */;
|
2464 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014c7196" */;
|
2465 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00890225" */;
|
2466 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015153dd" */;
|
2467 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0265d386" */;
|
2468 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027ed2ce" */;
|
2469 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01200314" */;
|
2470 |
|
|
endmodule
|
2471 |
|
|
|
2472 |
|
|
//rom111
|
2473 |
|
|
module rom111 (o,a);
|
2474 |
|
|
input [4:0] a;
|
2475 |
|
|
output [7:0] o;
|
2476 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00446a88" */;
|
2477 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03df82b8" */;
|
2478 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0284ad91" */;
|
2479 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010004c0" */;
|
2480 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0084129d" */;
|
2481 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00846184" */;
|
2482 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00a46386" */;
|
2483 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00007201" */;
|
2484 |
|
|
endmodule
|
2485 |
|
|
|
2486 |
|
|
//rom112
|
2487 |
|
|
module rom112 (o,a);
|
2488 |
|
|
input [4:0] a;
|
2489 |
|
|
output [7:0] o;
|
2490 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0264ff4c" */;
|
2491 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00403bc9" */;
|
2492 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029fa8a2" */;
|
2493 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003b24a3" */;
|
2494 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0244ec92" */;
|
2495 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0384fc90" */;
|
2496 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0384ee5c" */;
|
2497 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00000ec9" */;
|
2498 |
|
|
endmodule
|
2499 |
|
|
|
2500 |
|
|
//rom113
|
2501 |
|
|
module rom113 (o,a);
|
2502 |
|
|
input [4:0] a;
|
2503 |
|
|
output [7:0] o;
|
2504 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001b48b0" */;
|
2505 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01801180" */;
|
2506 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c04c5e" */;
|
2507 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001b0030" */;
|
2508 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02dfecef" */;
|
2509 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003b6c35" */;
|
2510 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001b6ea5" */;
|
2511 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02ff80ea" */;
|
2512 |
|
|
endmodule
|
2513 |
|
|
|
2514 |
|
|
//rom114
|
2515 |
|
|
module rom114 (o,a);
|
2516 |
|
|
input [4:0] a;
|
2517 |
|
|
output [7:0] o;
|
2518 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0322a0a0" */;
|
2519 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=020426a7" */;
|
2520 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=031e9359" */;
|
2521 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02011406" */;
|
2522 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=019bc8f1" */;
|
2523 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=033b8010" */;
|
2524 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03bf00b0" */;
|
2525 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00204822" */;
|
2526 |
|
|
endmodule
|
2527 |
|
|
|
2528 |
|
|
//rom115
|
2529 |
|
|
module rom115 (o,a);
|
2530 |
|
|
input [4:0] a;
|
2531 |
|
|
output [7:0] o;
|
2532 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00025fa0" */;
|
2533 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0207e780" */;
|
2534 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00820095" */;
|
2535 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00035080" */;
|
2536 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=013a14cb" */;
|
2537 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004258df" */;
|
2538 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=006216fb" */;
|
2539 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01181700" */;
|
2540 |
|
|
endmodule
|
2541 |
|
|
|
2542 |
|
|
//rom116
|
2543 |
|
|
module rom116 (o,a);
|
2544 |
|
|
input [4:0] a;
|
2545 |
|
|
output [7:0] o;
|
2546 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=003010f1" */;
|
2547 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0043687c" */;
|
2548 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02f4b489" */;
|
2549 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=030e802e" */;
|
2550 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=001815a7" */;
|
2551 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01981025" */;
|
2552 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=011913b5" */;
|
2553 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00010035" */;
|
2554 |
|
|
endmodule
|
2555 |
|
|
|
2556 |
|
|
//rom117
|
2557 |
|
|
module rom117 (o,a);
|
2558 |
|
|
input [4:0] a;
|
2559 |
|
|
output [7:0] o;
|
2560 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=027d93a1" */;
|
2561 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01b11250" */;
|
2562 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=005179ba" */;
|
2563 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=029ff901" */;
|
2564 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02f7b43e" */;
|
2565 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0257b0bb" */;
|
2566 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02f7b4ae" */;
|
2567 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0224a080" */;
|
2568 |
|
|
endmodule
|
2569 |
|
|
|
2570 |
|
|
//rom118
|
2571 |
|
|
module rom118 (o,a);
|
2572 |
|
|
input [4:0] a;
|
2573 |
|
|
output [7:0] o;
|
2574 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=021968c6" */;
|
2575 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000b16cc" */;
|
2576 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03062182" */;
|
2577 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0112d88c" */;
|
2578 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=024fedae" */;
|
2579 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02a6e98e" */;
|
2580 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028fe99b" */;
|
2581 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0069482a" */;
|
2582 |
|
|
endmodule
|
2583 |
|
|
|
2584 |
|
|
//rom119
|
2585 |
|
|
module rom119 (o,a);
|
2586 |
|
|
input [4:0] a;
|
2587 |
|
|
output [7:0] o;
|
2588 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0154955f" */;
|
2589 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0092843c" */;
|
2590 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00c7db12" */;
|
2591 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=014c8020" */;
|
2592 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0352f809" */;
|
2593 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0123c992" */;
|
2594 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=017bdd8c" */;
|
2595 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0331344c" */;
|
2596 |
|
|
endmodule
|
2597 |
|
|
|
2598 |
|
|
//rom120
|
2599 |
|
|
module rom120 (o,a);
|
2600 |
|
|
input [4:0] a;
|
2601 |
|
|
output [7:0] o;
|
2602 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0284ba00" */;
|
2603 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02543ae0" */;
|
2604 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0380b757" */;
|
2605 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=02011a88" */;
|
2606 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0388df5d" */;
|
2607 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0380bb0a" */;
|
2608 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03b89a42" */;
|
2609 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00050f15" */;
|
2610 |
|
|
endmodule
|
2611 |
|
|
|
2612 |
|
|
//rom121
|
2613 |
|
|
module rom121 (o,a);
|
2614 |
|
|
input [4:0] a;
|
2615 |
|
|
output [7:0] o;
|
2616 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00198e11" */;
|
2617 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0031b011" */;
|
2618 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01779b35" */;
|
2619 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00518431" */;
|
2620 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=009dca89" */;
|
2621 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0013cb51" */;
|
2622 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01138bdb" */;
|
2623 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00860001" */;
|
2624 |
|
|
endmodule
|
2625 |
|
|
|
2626 |
|
|
//rom122
|
2627 |
|
|
module rom122 (o,a);
|
2628 |
|
|
input [4:0] a;
|
2629 |
|
|
output [7:0] o;
|
2630 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00ea1120" */;
|
2631 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=008e8142" */;
|
2632 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00247040" */;
|
2633 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0140a0a8" */;
|
2634 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01731e37" */;
|
2635 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01e55c35" */;
|
2636 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01ff5c35" */;
|
2637 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=004a4a20" */;
|
2638 |
|
|
endmodule
|
2639 |
|
|
|
2640 |
|
|
//rom123
|
2641 |
|
|
module rom123 (o,a);
|
2642 |
|
|
input [4:0] a;
|
2643 |
|
|
output [7:0] o;
|
2644 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=015124f9" */;
|
2645 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c249bc" */;
|
2646 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010a8447" */;
|
2647 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01012601" */;
|
2648 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012c3a46" */;
|
2649 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0116a054" */;
|
2650 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0144e0e8" */;
|
2651 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=026af0aa" */;
|
2652 |
|
|
endmodule
|
2653 |
|
|
|
2654 |
|
|
//rom124
|
2655 |
|
|
module rom124 (o,a);
|
2656 |
|
|
input [4:0] a;
|
2657 |
|
|
output [7:0] o;
|
2658 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=017ea002" */;
|
2659 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00568202" */;
|
2660 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03a21d9f" */;
|
2661 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=028e2002" */;
|
2662 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=036be4df" */;
|
2663 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=03027417" */;
|
2664 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0373a437" */;
|
2665 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=025888ca" */;
|
2666 |
|
|
endmodule
|
2667 |
|
|
|
2668 |
|
|
//rom125
|
2669 |
|
|
module rom125 (o,a);
|
2670 |
|
|
input [4:0] a;
|
2671 |
|
|
output [7:0] o;
|
2672 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0181416c" */;
|
2673 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0121b121" */;
|
2674 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0155e2fc" */;
|
2675 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01802241" */;
|
2676 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01de20a7" */;
|
2677 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01cce037" */;
|
2678 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01cee837" */;
|
2679 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0090c121" */;
|
2680 |
|
|
endmodule
|
2681 |
|
|
|
2682 |
|
|
//rom126
|
2683 |
|
|
module rom126 (o,a);
|
2684 |
|
|
input [4:0] a;
|
2685 |
|
|
output [7:0] o;
|
2686 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c72e11" */;
|
2687 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00846c52" */;
|
2688 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=012d7806" */;
|
2689 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=002a1a23" */;
|
2690 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0190a2b8" */;
|
2691 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=000122ad" */;
|
2692 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0181afb8" */;
|
2693 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00910610" */;
|
2694 |
|
|
endmodule
|
2695 |
|
|
|
2696 |
|
|
//rom127
|
2697 |
|
|
module rom127 (o,a);
|
2698 |
|
|
input [4:0] a;
|
2699 |
|
|
output [7:0] o;
|
2700 |
|
|
ROM32X1 u0 (o[0],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=0025d188" */;
|
2701 |
|
|
ROM32X1 u1 (o[1],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=010529bc" */;
|
2702 |
|
|
ROM32X1 u2 (o[2],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01c9c652" */;
|
2703 |
|
|
ROM32X1 u3 (o[3],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00213064" */;
|
2704 |
|
|
ROM32X1 u4 (o[4],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01fb5633" */;
|
2705 |
|
|
ROM32X1 u5 (o[5],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=00bb5a32" */;
|
2706 |
|
|
ROM32X1 u6 (o[6],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01bb5223" */;
|
2707 |
|
|
ROM32X1 u7 (o[7],a[0],a[1],a[2],a[3],a[4]) /* synthesis xc_props="INIT=01641820" */;
|
2708 |
|
|
endmodule
|
2709 |
|
|
|
2710 |
|
|
|
2711 |
|
|
`endif
|