URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-arm/] [tls-gdesc.d] - Blame information for rev 128

Line No.	Rev	Author	Line
1	33	khays
2			`tmpdir/tls-lib2.so: file format elf32-.*arm`
3			`architecture: arm, flags 0x[0-9a-f]+:`
4			`HAS_SYMS, DYNAMIC, D_PAGED`
5			`start address 0x[0-9a-f]+`
6
7			`Disassembly of section .plt:`
8
9			`[0-9a-f]+ <.plt>:`
10			`[0-9a-f]+: e52de004 push {lr} ; .*`
11			`[0-9a-f]+: e59fe004 ldr lr, \[pc, #4\] ; .*`
12			`[0-9a-f]+: e08fe00e add lr, pc, lr`
13			`[0-9a-f]+: e5bef008 ldr pc, \[lr, #8\]!`
14			`[0-9a-f]+: 000080e8 .word 0x000080e8`
15			`[0-9a-f]+: e08e0000 add r0, lr, r0`
16			`[0-9a-f]+: e5901004 ldr r1, \[r0, #4\]`
17			`[0-9a-f]+: e12fff11 bx r1`
18			`[0-9a-f]+: e52d2004 push {r2} ; .*`
19			`[0-9a-f]+: e59f200c ldr r2, \[pc, #12\] ; .*`
20			`[0-9a-f]+: e59f100c ldr r1, \[pc, #12\] ; .*`
21			`[0-9a-f]+: e79f2002 ldr r2, \[pc, r2\]`
22			`[0-9a-f]+: e081100f add r1, r1, pc`
23			`[0-9a-f]+: e12fff12 bx r2`
24			`[0-9a-f]+: 000080e0 .word 0x000080e0`
25			`[0-9a-f]+: 000080c0 .word 0x000080c0`
26			`Disassembly of section .text:`
27
28			`[0-9a-f]+ :`
29			`[0-9a-f]+: e59f0004 ldr r0, \[pc, #4\] ; .*`
30			`[0-9a-f]+: fafffff2 blx [0-9a-f]+ .*`
31			`[0-9a-f]+: e1a00000 nop ; .*`
32			`[0-9a-f]+: 000080c4 .word 0x000080c4`
33
34			`[0-9a-f]+ :`
35			`[0-9a-f]+: 4801 ldr r0, \[pc, #4\] ; .*`
36			`[0-9a-f]+: f7ff efe0 blx [0-9a-f]+ .*`
37			`[0-9a-f]+: 46c0 nop ; .*`
38			`[0-9a-f]+: 000080b5 .word 0x000080b5`
39			`[0-9a-f]+: 4801 ldr r0, \[pc, #4\] ; .*`
40			`[0-9a-f]+: f7ff efda blx [0-9a-f]+ .*`
41			`[0-9a-f]+: 46c0 nop ; .*`
42			`[0-9a-f]+: 000080a1 .word 0x000080a1`