URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-pe/] [aligncomm-4.c] - Blame information for rev 117

Go to most recent revision | Details | Compare with Previous | View Log


 
typedef float __m128 __attribute__ ((__vector_size__ (16), __may_alias__));
typedef __SIZE_TYPE__ size_t;
 
long s1 = 0;
long s2 = 0;
long s3 = 0;
long s4 = 0;
__m128 r;
__m128 * volatile raddr = &r;
 
int main (int argc, const char **argv)
{
  return 15 & (int)(size_t)raddr;
}
 
void __main (void)
{
  asm (".section .drectve\n"
        "  .ascii \" -aligncomm:_r,4\"\n"
        "  .ascii \" -aligncomm:r,4\"\n"
        "  .text");
}
 
#if defined (__CYGWIN__) || defined (__MINGW32__)
void _alloca (void)
{
}
#endif

Line No.	Rev	Author	Line
1	92	khays
2			`typedef float __m128 __attribute__ ((__vector_size__ (16), __may_alias__));`
3			`typedef __SIZE_TYPE__ size_t;`
4
5			`long s1 = 0;`
6			`long s2 = 0;`
7			`long s3 = 0;`
8			`long s4 = 0;`
9			`__m128 r;`
10			`__m128 * volatile raddr = &r;`
11
12			`int main (int argc, const char **argv)`
13			`{`
14			`return 15 & (int)(size_t)raddr;`
15			`}`
16
17			`void __main (void)`
18			`{`
19			`asm (".section .drectve\n"`
20			`" .ascii \" -aligncomm:_r,4\"\n"`
21			`" .ascii \" -aligncomm:r,4\"\n"`
22			`" .text");`
23			`}`
24
25			`#if defined (__CYGWIN__) \|\| defined (__MINGW32__)`
26			`void _alloca (void)`
27			`{`
28			`}`
29			`#endif`

Browse

Tools

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [gnu/] [binutils/] [ld/] [testsuite/] [ld-pe/] [aligncomm-4.c] - Blame information for rev 117