| 1 |
221 |
olivier.gi |
//----------------------------------------------------------------------------
|
| 2 |
|
|
// Copyright (C) 2009 , Olivier Girard
|
| 3 |
|
|
//
|
| 4 |
|
|
// Redistribution and use in source and binary forms, with or without
|
| 5 |
|
|
// modification, are permitted provided that the following conditions
|
| 6 |
|
|
// are met:
|
| 7 |
|
|
// * Redistributions of source code must retain the above copyright
|
| 8 |
|
|
// notice, this list of conditions and the following disclaimer.
|
| 9 |
|
|
// * Redistributions in binary form must reproduce the above copyright
|
| 10 |
|
|
// notice, this list of conditions and the following disclaimer in the
|
| 11 |
|
|
// documentation and/or other materials provided with the distribution.
|
| 12 |
|
|
// * Neither the name of the authors nor the names of its contributors
|
| 13 |
|
|
// may be used to endorse or promote products derived from this software
|
| 14 |
|
|
// without specific prior written permission.
|
| 15 |
|
|
//
|
| 16 |
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
| 17 |
|
|
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
| 18 |
|
|
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
| 19 |
|
|
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
| 20 |
|
|
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
|
| 21 |
|
|
// OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
| 22 |
|
|
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
| 23 |
|
|
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
| 24 |
|
|
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
| 25 |
|
|
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
| 26 |
|
|
// THE POSSIBILITY OF SUCH DAMAGE
|
| 27 |
|
|
//
|
| 28 |
|
|
//----------------------------------------------------------------------------
|
| 29 |
|
|
//
|
| 30 |
|
|
// *File Name: omsp_clock_mux.v
|
| 31 |
|
|
//
|
| 32 |
|
|
// *Module Description:
|
| 33 |
|
|
// Standard clock mux for the openMSP430
|
| 34 |
|
|
//
|
| 35 |
|
|
// *Author(s):
|
| 36 |
|
|
// - Olivier Girard, olgirard@gmail.com
|
| 37 |
|
|
//
|
| 38 |
|
|
//----------------------------------------------------------------------------
|
| 39 |
|
|
// $Rev: 103 $
|
| 40 |
|
|
// $LastChangedBy: olivier.girard $
|
| 41 |
|
|
// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
|
| 42 |
|
|
//----------------------------------------------------------------------------
|
| 43 |
|
|
|
| 44 |
|
|
module omsp_clock_mux (
|
| 45 |
|
|
|
| 46 |
|
|
// OUTPUTs
|
| 47 |
|
|
clk_out, // Clock output
|
| 48 |
|
|
|
| 49 |
|
|
// INPUTs
|
| 50 |
|
|
clk_in0, // Clock input 0
|
| 51 |
|
|
clk_in1, // Clock input 1
|
| 52 |
|
|
reset, // Reset
|
| 53 |
|
|
scan_mode, // Scan mode (clk_in0 is selected in scan mode)
|
| 54 |
|
|
select_in // Clock selection
|
| 55 |
|
|
);
|
| 56 |
|
|
|
| 57 |
|
|
// OUTPUTs
|
| 58 |
|
|
//=========
|
| 59 |
|
|
output clk_out; // Clock output
|
| 60 |
|
|
|
| 61 |
|
|
// INPUTs
|
| 62 |
|
|
//=========
|
| 63 |
|
|
input clk_in0; // Clock input 0
|
| 64 |
|
|
input clk_in1; // Clock input 1
|
| 65 |
|
|
input reset; // Reset
|
| 66 |
|
|
input scan_mode; // Scan mode (clk_in0 is selected in scan mode)
|
| 67 |
|
|
input select_in; // Clock selection
|
| 68 |
|
|
|
| 69 |
|
|
|
| 70 |
|
|
//===========================================================================================================================//
|
| 71 |
|
|
// 1) CLOCK MUX //
|
| 72 |
|
|
//===========================================================================================================================//
|
| 73 |
|
|
// //
|
| 74 |
|
|
// The following (glitch free) clock mux is implemented as following: //
|
| 75 |
|
|
// //
|
| 76 |
|
|
// //
|
| 77 |
|
|
// //
|
| 78 |
|
|
// //
|
| 79 |
|
|
// +-----. +--------+ +--------+ //
|
| 80 |
|
|
// select_in >>----+-------------O| \ | | | | +-----. //
|
| 81 |
|
|
// | | |---| D Q |---| D Q |--+-------| \ //
|
| 82 |
|
|
// | +-------O| / | | | | | | |O-+ //
|
| 83 |
|
|
// | | +-----' | | | | | +--O| / | //
|
| 84 |
|
|
// | | | /\ | | /\ | | | +-----' | //
|
| 85 |
|
|
// | | +--+--+--+ +--+--+--+ | | | //
|
| 86 |
|
|
// | | O | | | | //
|
| 87 |
|
|
// | | | | | | | +-----. //
|
| 88 |
|
|
// clk_in0 >>----------------------------------+------------+-----------+ +--| \ //
|
| 89 |
|
|
// | | | | |----<< clk_out //
|
| 90 |
|
|
// | | +---------------------------------------+ +--| / //
|
| 91 |
|
|
// | | | | +-----' //
|
| 92 |
|
|
// | +---------------------------------------------+ | //
|
| 93 |
|
|
// | | | | //
|
| 94 |
|
|
// | | +-----. +--------+ +--------+ | | //
|
| 95 |
|
|
// | +-O| \ | | | | | +-----. | //
|
| 96 |
|
|
// | | |---| D Q |---| D Q |--+-------| \ | //
|
| 97 |
|
|
// +--------------| / | | | | | |O-+ //
|
| 98 |
|
|
// +-----' | | | | +--O| / //
|
| 99 |
|
|
// | /\ | | /\ | | +-----' //
|
| 100 |
|
|
// +--+--+--+ +--+--+--+ | //
|
| 101 |
|
|
// O | | //
|
| 102 |
|
|
// | | | //
|
| 103 |
|
|
// clk_in1 >>----------------------------------+------------+-----------+ //
|
| 104 |
|
|
// //
|
| 105 |
|
|
// //
|
| 106 |
|
|
//===========================================================================================================================//
|
| 107 |
|
|
|
| 108 |
|
|
//-----------------------------------------------------------------------------
|
| 109 |
|
|
// Wire declarations
|
| 110 |
|
|
//-----------------------------------------------------------------------------
|
| 111 |
|
|
|
| 112 |
|
|
wire in0_select;
|
| 113 |
|
|
reg in0_select_s;
|
| 114 |
|
|
reg in0_select_ss;
|
| 115 |
|
|
wire in0_enable;
|
| 116 |
|
|
|
| 117 |
|
|
wire in1_select;
|
| 118 |
|
|
reg in1_select_s;
|
| 119 |
|
|
reg in1_select_ss;
|
| 120 |
|
|
wire in1_enable;
|
| 121 |
|
|
|
| 122 |
|
|
wire clk_in0_inv;
|
| 123 |
|
|
wire clk_in1_inv;
|
| 124 |
|
|
wire clk_in0_scan_fix_inv;
|
| 125 |
|
|
wire clk_in1_scan_fix_inv;
|
| 126 |
|
|
wire gated_clk_in0;
|
| 127 |
|
|
wire gated_clk_in1;
|
| 128 |
|
|
|
| 129 |
|
|
//-----------------------------------------------------------------------------
|
| 130 |
|
|
// Optional scan repair for neg-edge clocked FF
|
| 131 |
|
|
//-----------------------------------------------------------------------------
|
| 132 |
|
|
`ifdef SCAN_REPAIR_INV_CLOCKS
|
| 133 |
|
|
omsp_scan_mux scan_mux_repair_clk_in0_inv (.scan_mode(scan_mode), .data_in_scan(clk_in0), .data_in_func(~clk_in0), .data_out(clk_in0_scan_fix_inv));
|
| 134 |
|
|
omsp_scan_mux scan_mux_repair_clk_in1_inv (.scan_mode(scan_mode), .data_in_scan(clk_in1), .data_in_func(~clk_in1), .data_out(clk_in1_scan_fix_inv));
|
| 135 |
|
|
`else
|
| 136 |
|
|
assign clk_in0_scan_fix_inv = ~clk_in0;
|
| 137 |
|
|
assign clk_in1_scan_fix_inv = ~clk_in1;
|
| 138 |
|
|
`endif
|
| 139 |
|
|
|
| 140 |
|
|
//-----------------------------------------------------------------------------
|
| 141 |
|
|
// CLK_IN0 Selection
|
| 142 |
|
|
//-----------------------------------------------------------------------------
|
| 143 |
|
|
|
| 144 |
|
|
assign in0_select = ~select_in & ~in1_select_ss;
|
| 145 |
|
|
|
| 146 |
|
|
always @ (posedge clk_in0_scan_fix_inv or posedge reset)
|
| 147 |
|
|
if (reset) in0_select_s <= 1'b1;
|
| 148 |
|
|
else in0_select_s <= in0_select;
|
| 149 |
|
|
|
| 150 |
|
|
always @ (posedge clk_in0 or posedge reset)
|
| 151 |
|
|
if (reset) in0_select_ss <= 1'b1;
|
| 152 |
|
|
else in0_select_ss <= in0_select_s;
|
| 153 |
|
|
|
| 154 |
|
|
assign in0_enable = in0_select_ss | scan_mode;
|
| 155 |
|
|
|
| 156 |
|
|
|
| 157 |
|
|
//-----------------------------------------------------------------------------
|
| 158 |
|
|
// CLK_IN1 Selection
|
| 159 |
|
|
//-----------------------------------------------------------------------------
|
| 160 |
|
|
|
| 161 |
|
|
assign in1_select = select_in & ~in0_select_ss;
|
| 162 |
|
|
|
| 163 |
|
|
always @ (posedge clk_in1_scan_fix_inv or posedge reset)
|
| 164 |
|
|
if (reset) in1_select_s <= 1'b0;
|
| 165 |
|
|
else in1_select_s <= in1_select;
|
| 166 |
|
|
|
| 167 |
|
|
always @ (posedge clk_in1 or posedge reset)
|
| 168 |
|
|
if (reset) in1_select_ss <= 1'b0;
|
| 169 |
|
|
else in1_select_ss <= in1_select_s;
|
| 170 |
|
|
|
| 171 |
|
|
assign in1_enable = in1_select_ss & ~scan_mode;
|
| 172 |
|
|
|
| 173 |
|
|
|
| 174 |
|
|
//-----------------------------------------------------------------------------
|
| 175 |
|
|
// Clock MUX
|
| 176 |
|
|
//-----------------------------------------------------------------------------
|
| 177 |
|
|
//
|
| 178 |
|
|
// IMPORTANT NOTE:
|
| 179 |
|
|
// Because the clock network is a critical part of the design,
|
| 180 |
|
|
// the following combinatorial logic should be replaced with
|
| 181 |
|
|
// direct instanciation of standard cells from target library.
|
| 182 |
|
|
// Don't forget the "dont_touch" attribute to make sure
|
| 183 |
|
|
// synthesis won't mess it up.
|
| 184 |
|
|
//
|
| 185 |
|
|
|
| 186 |
|
|
// Replace with standard cell INVERTER
|
| 187 |
|
|
assign clk_in0_inv = ~clk_in0;
|
| 188 |
|
|
assign clk_in1_inv = ~clk_in1;
|
| 189 |
|
|
|
| 190 |
|
|
// Replace with standard cell NAND2
|
| 191 |
|
|
assign gated_clk_in0 = ~(clk_in0_inv & in0_enable);
|
| 192 |
|
|
assign gated_clk_in1 = ~(clk_in1_inv & in1_enable);
|
| 193 |
|
|
|
| 194 |
|
|
|
| 195 |
|
|
// Replace with standard cell AND2
|
| 196 |
|
|
assign clk_out = (gated_clk_in0 & gated_clk_in1);
|
| 197 |
|
|
|
| 198 |
|
|
|
| 199 |
|
|
|
| 200 |
|
|
endmodule // omsp_clock_gate
|
