OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [newlib/] [libm/] [machine/] [spu/] [headers/] [ilogb.h] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 148 jeremybenn
/*
2
  (C) Copyright 2001,2006,
3
  International Business Machines Corporation,
4
  Sony Computer Entertainment, Incorporated,
5
  Toshiba Corporation,
6
 
7
  All rights reserved.
8
 
9
  Redistribution and use in source and binary forms, with or without
10
  modification, are permitted provided that the following conditions are met:
11
 
12
    * Redistributions of source code must retain the above copyright notice,
13
  this list of conditions and the following disclaimer.
14
    * Redistributions in binary form must reproduce the above copyright
15
  notice, this list of conditions and the following disclaimer in the
16
  documentation and/or other materials provided with the distribution.
17
    * Neither the names of the copyright holders nor the names of their
18
  contributors may be used to endorse or promote products derived from this
19
  software without specific prior written permission.
20
 
21
  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
22
  IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
23
  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
24
  PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
25
  OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
26
  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
27
  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
28
  PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
29
  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
30
  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
31
  SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32
*/
33
#ifndef _ILOGB_H_
34
#define _ILOGB_H_       1
35
 
36
#include <spu_intrinsics.h>
37
#include "headers/vec_literal.h"
38
#include <limits.h>
39
#include <math.h>
40
 
41
/* ilogb returns the signed exponent in the floating-point
42
 * input. Special numbers include:
43
 *     Input     Output
44
 *     =====    =====================
45
 *      INF     FP_ILOGBNAN (INT_MAX)
46
 *      NAN     FP_ILOGBNAN (INT_MAX)
47
 *     denorm   exponent - leading zeros
48
 *       0      FP_ILOGB0 (INT_MIN)
49
 *      else    signed exponent
50
 */
51
 
52
static __inline int _ilogb(double x)
53
{
54
  vec_uint4 v, exp, exp_0, mant, mask, count;
55
  vec_uint4 flg_exp_0, flg_exp_max;
56
 
57
  mask = VEC_SPLAT_U32(0x7FF);
58
 
59
  /* Extract the exponent and mantissa.
60
   */
61
  v = (vec_uint4)spu_promote(x, 0);
62
 
63
  exp = spu_and(spu_rlmask(v, -20), mask);
64
 
65
  mant = spu_and(v, VEC_LITERAL(vec_uint4, 0x000FFFFF, 0xFFFFFFFF, 0, 0));
66
 
67
  /* Count the leading zeros in the mantissa for denorm handling
68
   * and zero identification.
69
   */
70
  count = spu_cntlz(mant);
71
  count = spu_add(count, spu_and(spu_rlqwbyte(count, 4), spu_cmpeq(count, 32)));
72
 
73
  flg_exp_0 = spu_cmpeq(exp, 0);
74
  flg_exp_max = spu_cmpeq(exp, mask);
75
 
76
  exp = spu_add(exp, -1023);
77
 
78
  /* Determine the exponent if the input is a denorm or zero.
79
   */
80
  exp_0 = spu_sel(spu_sub(spu_add(exp, 12), count), VEC_SPLAT_U32(FP_ILOGB0), spu_cmpeq(count, 64));
81
 
82
  exp = spu_sel(spu_sel(exp, VEC_SPLAT_U32(FP_ILOGBNAN), flg_exp_max), exp_0, flg_exp_0);
83
 
84
  return (spu_extract((vec_int4)(exp), 0));
85
}
86
#endif /* _ILOGB_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.