OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [gdb/] [m32r-tdep.h] - Blame information for rev 157

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* Target-dependent code for Renesas M32R, for GDB.
2
 
3
   Copyright (C) 2004, 2007, 2008 Free Software Foundation, Inc.
4
 
5
   This file is part of GDB.
6
 
7
   This program is free software; you can redistribute it and/or modify
8
   it under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 3 of the License, or
10
   (at your option) any later version.
11
 
12
   This program is distributed in the hope that it will be useful,
13
   but WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
   GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
19
 
20
#ifndef M32R_TDEP_H
21
#define M32R_TDEP_H
22
 
23
struct gdbarch_tdep
24
{
25
  /* gdbarch target dependent data here. Currently unused for M32R. */
26
};
27
 
28
/* m32r register names. */
29
 
30
enum m32r_regnum
31
{
32
  R0_REGNUM = 0,
33
  R3_REGNUM = 3,
34
  M32R_FP_REGNUM = 13,
35
  LR_REGNUM = 14,
36
  M32R_SP_REGNUM = 15,
37
  PSW_REGNUM = 16,
38
  CBR_REGNUM = 17,
39
  SPU_REGNUM = 18,
40
  SPI_REGNUM = 19,
41
  M32R_PC_REGNUM = 21,
42
  /* m32r calling convention. */
43
  ARG1_REGNUM = R0_REGNUM,
44
  ARGN_REGNUM = R3_REGNUM,
45
  RET1_REGNUM = R0_REGNUM,
46
};
47
 
48
#define M32R_NUM_REGS 25
49
 
50
#endif /* m32r-tdep.h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.