URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [divu.cgs] - Blame information for rev 336

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for divu $dr,$sr
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global divu
divu:
        mvi_h_gr r4, 0x18000
        mvi_h_gr r5, 8
 
        divu r4, r5
 
        test_h_gr r4, 0x3000
 
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for divu $dr,$sr`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global divu`
9			`divu:`
10			`mvi_h_gr r4, 0x18000`
11			`mvi_h_gr r5, 8`
12
13			`divu r4, r5`
14
15			`test_h_gr r4, 0x3000`
16
17			`pass`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [divu.cgs] - Blame information for rev 336