OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [movw5.cgs] - Blame information for rev 227

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# sh testcase for mov.w r0, @($imm4x2, $rn) -*- Asm -*-
2
# mach: all
3
# as: -isa=shcompact
4
# ld: -m shelf32
5
 
6
        .include "compact/testutils.inc"
7
 
8
        start
9
        mov #30, r1
10
        shll8 r1
11
 
12
init:
13
        # Build up a distinctive bit pattern.
14
        mov #1, r0
15
        shll8 r0
16
        add #12, r0
17
        # Preserve.
18
        mov r0, r7
19
move:
20
        mov.w r0, @(12, r1)
21
check:
22
        mov.w @(12, r1), r0
23
        shll16 r0
24
        shll16 r7
25
        cmp/eq r0, r7
26
        bf wrong
27
 
28
okay:
29
        pass
30
wrong:
31
        fail
32
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.