OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [gdb/] [microblaze-tdep.h] - Blame information for rev 330

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
/* Target-dependent code for Xilinx MicroBlaze.
2
 
3
   Copyright 2009, 2010 Free Software Foundation, Inc.
4
 
5
   This file is part of GDB.
6
 
7
   This program is free software; you can redistribute it and/or modify
8
   it under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 3 of the License, or
10
   (at your option) any later version.
11
 
12
   This program is distributed in the hope that it will be useful,
13
   but WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
   GNU General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
19
 
20
#ifndef MICROBLAZE_TDEP_H
21
#define MICROBLAZE_TDEP_H 1
22
 
23
 
24
/* Microblaze architecture-specific information.  */
25
struct gdbarch_tdep
26
{
27
};
28
 
29
struct microblaze_frame_cache
30
{
31
  /* Base address.  */
32
  CORE_ADDR base;
33
  CORE_ADDR pc;
34
 
35
  /* Do we have a frame?  */
36
  int frameless_p;
37
 
38
  /* Frame size.  */
39
  int framesize;
40
 
41
  /* Frame register.  */
42
  int fp_regnum;
43
 
44
  /* Offsets to saved registers.  */
45
  int register_offsets[57];     /* Must match MICROBLAZE_NUM_REGS.  */
46
 
47
  /* Table of saved registers.  */
48
  struct trad_frame_saved_reg *saved_regs;
49
};
50
 
51
/* Register numbers.  */
52
enum microblaze_regnum
53
{
54
  MICROBLAZE_R0_REGNUM,
55
  MICROBLAZE_R1_REGNUM, MICROBLAZE_SP_REGNUM = MICROBLAZE_R1_REGNUM,
56
  MICROBLAZE_R2_REGNUM,
57
  MICROBLAZE_R3_REGNUM, MICROBLAZE_RETVAL_REGNUM = MICROBLAZE_R3_REGNUM,
58
  MICROBLAZE_R4_REGNUM,
59
  MICROBLAZE_R5_REGNUM, MICROBLAZE_FIRST_ARGREG = MICROBLAZE_R5_REGNUM,
60
  MICROBLAZE_R6_REGNUM,
61
  MICROBLAZE_R7_REGNUM,
62
  MICROBLAZE_R8_REGNUM,
63
  MICROBLAZE_R9_REGNUM,
64
  MICROBLAZE_R10_REGNUM, MICROBLAZE_LAST_ARGREG = MICROBLAZE_R10_REGNUM,
65
  MICROBLAZE_R11_REGNUM,
66
  MICROBLAZE_R12_REGNUM,
67
  MICROBLAZE_R13_REGNUM,
68
  MICROBLAZE_R14_REGNUM,
69
  MICROBLAZE_R15_REGNUM,
70
  MICROBLAZE_R16_REGNUM,
71
  MICROBLAZE_R17_REGNUM,
72
  MICROBLAZE_R18_REGNUM,
73
  MICROBLAZE_R19_REGNUM,
74
  MICROBLAZE_R20_REGNUM,
75
  MICROBLAZE_R21_REGNUM,
76
  MICROBLAZE_R22_REGNUM,
77
  MICROBLAZE_R23_REGNUM,
78
  MICROBLAZE_R24_REGNUM,
79
  MICROBLAZE_R25_REGNUM,
80
  MICROBLAZE_R26_REGNUM,
81
  MICROBLAZE_R27_REGNUM,
82
  MICROBLAZE_R28_REGNUM,
83
  MICROBLAZE_R29_REGNUM,
84
  MICROBLAZE_R30_REGNUM,
85
  MICROBLAZE_R31_REGNUM,
86
  MICROBLAZE_PC_REGNUM,
87
  MICROBLAZE_MSR_REGNUM,
88
  MICROBLAZE_EAR_REGNUM,
89
  MICROBLAZE_ESR_REGNUM,
90
  MICROBLAZE_FSR_REGNUM,
91
  MICROBLAZE_BTR_REGNUM,
92
  MICROBLAZE_PVR0_REGNUM,
93
  MICROBLAZE_PVR1_REGNUM,
94
  MICROBLAZE_PVR2_REGNUM,
95
  MICROBLAZE_PVR3_REGNUM,
96
  MICROBLAZE_PVR4_REGNUM,
97
  MICROBLAZE_PVR5_REGNUM,
98
  MICROBLAZE_PVR6_REGNUM,
99
  MICROBLAZE_PVR7_REGNUM,
100
  MICROBLAZE_PVR8_REGNUM,
101
  MICROBLAZE_PVR9_REGNUM,
102
  MICROBLAZE_PVR10_REGNUM,
103
  MICROBLAZE_PVR11_REGNUM,
104
  MICROBLAZE_REDR_REGNUM,
105
  MICROBLAZE_RPID_REGNUM,
106
  MICROBLAZE_RZPR_REGNUM,
107
  MICROBLAZE_RTLBX_REGNUM,
108
  MICROBLAZE_RTLBSX_REGNUM,
109
  MICROBLAZE_RTLBLO_REGNUM,
110
  MICROBLAZE_RTLBHI_REGNUM
111
};
112
 
113
/* All registers are 32 bits.  */
114
#define MICROBLAZE_REGISTER_SIZE 4
115
 
116
/* MICROBLAZE_BREAKPOINT defines the breakpoint that should be used.
117
   Only used for native debugging.  */
118
#define MICROBLAZE_BREAKPOINT {0xb9, 0xcc, 0x00, 0x60}
119
 
120
#endif /* microblaze-tdep.h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.