OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [newlib-1.18.0/] [libgloss/] [m68k/] [mc68ec.c] - Blame information for rev 829

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* mc68ec.c -- Low level support for the Motorola mc68ec0x0 board.
2
 *             Written by rob@cygnus.com (Rob Savoye)
3
 *
4
 * Copyright (c) 1995 Cygnus Support
5
 *
6
 * The authors hereby grant permission to use, copy, modify, distribute,
7
 * and license this software and its documentation for any purpose, provided
8
 * that existing copyright notices are retained in all copies and that this
9
 * notice is included verbatim in any distributions. No written agreement,
10
 * license, or royalty fee is required for any of the authorized uses.
11
 * Modifications to this software may be copyrighted by their authors
12
 * and need not follow the licensing terms described here, provided that
13
 * the new terms are clearly indicated on the first page of each file where
14
 * they apply.
15
 */
16
#include <sys/types.h>
17
#include <sys/stat.h>
18
#include <_ansi.h>
19
#include <errno.h>
20
#include "leds.h"
21
 
22
/*
23
 * _exit -- exit the running program. We just cause an exception
24
 *          which makes the program return to the boot monitor
25
 *          prompt. It can be restarted from there.
26
 */
27
void
28
_DEFUN (_exit, (status),
29
        int_status)
30
{
31
  /* Use `i' constraint to get proper immediate-operand syntax for
32
     target assembler configuration.  */
33
  asm ("trap %0" : : "i" (0));   /* seems to be a harmless vector number */
34
}
35
 
36
/*
37
 * delay -- delay execution. This is an ugly hack. It should
38
 *          use the timer, but I'm waiting for docs. (sigh)
39
 */
40
void
41
_DEFUN (delay, (num),
42
        int num)
43
{
44
  while (num--)
45
    {
46
      asm ("nop");
47
    }
48
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.