OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [eth/] [arm/] [ks32c5000/] [v2_0/] [src/] [ics1890.c] - Blame information for rev 300

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      ics1890.c
4
//
5
//      
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):    gthomas
44
// Contributors: gthomas, jskov
45
//               Grant Edwards <grante@visi.com>
46
// Date:         2001-07-31
47
// Purpose:      
48
// Description:  
49
//
50
//####DESCRIPTIONEND####
51
//
52
//========================================================================*/
53
 
54
#include "std.h"
55
#include "ks5000_regs.h"
56
#include "phy.h"
57
 
58
#define PHY_CNTL_REG    0x00
59
#define PHY_STATUS_REG  0x01
60
#define PHY_ID_REG1     0x02
61
#define PHY_ID_REG2     0x03
62
#define PHY_ANA_REG     0x04
63
#define PHY_ANLPAR_REG  0x05
64
#define PHY_ANE_REG     0x06
65
#define PHY_ECNTL_REG1  0x10
66
#define PHY_QPDS_REG    0x11
67
#define PHY_10BOP_REG   0x12
68
#define PHY_ECNTL_REG2  0x13
69
 
70
#ifdef CYGPKG_DEVS_ETH_ARM_KS32C5000_PHYADDR
71
#define PHYHWADDR  CYGPKG_DEVS_ETH_ARM_KS32C5000_PHYADDR
72
#else
73
#define PHYHWADDR  1
74
#endif
75
 
76
#define Bit(n) (1<<(n))
77
 
78
#define RESET_PHY       Bit(15)
79
#define ENABLE_LOOPBACK Bit(14)
80
#define DR_100MB        Bit(13)
81
#define ENABLE_AN       Bit(12)
82
#define PHY_MAC_ISOLATE Bit(10)
83
#define RESTART_AN      Bit(9)
84
#define PHY_FULLDUPLEX  Bit(8)
85
#define PHY_COL_TEST    Bit(7)
86
 
87
void PhyReset(void)
88
{
89
  MiiStationWrite(PHY_CNTL_REG, PHYHWADDR, RESET_PHY ) ;
90
  MiiStationWrite(PHY_CNTL_REG, PHYHWADDR, ENABLE_AN | RESTART_AN) ;
91
}
92
 
93
unsigned PhyStatus(void)
94
{
95
  unsigned status = MiiStationRead(PHY_QPDS_REG,PHYHWADDR);
96
  unsigned r = 0;
97
  if (status & Bit(0))
98
    r |= PhyStatus_LinkUp;
99
  if (status & Bit(14))
100
    r |= PhyStatus_FullDuplex;
101
  if (status & Bit(15))
102
    r |=  PhyStatus_100Mb;
103
  return r;
104
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.