| 1 |
786 |
skrzyp |
//==========================================================================
|
| 2 |
|
|
//
|
| 3 |
|
|
// fr400.h
|
| 4 |
|
|
//
|
| 5 |
|
|
// HAL misc board support definitions for Fujitsu FR4xx chips
|
| 6 |
|
|
//
|
| 7 |
|
|
//==========================================================================
|
| 8 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 9 |
|
|
// -------------------------------------------
|
| 10 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 11 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003, 2004 Free Software Foundation, Inc.
|
| 12 |
|
|
//
|
| 13 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 14 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 15 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 16 |
|
|
// version.
|
| 17 |
|
|
//
|
| 18 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 19 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 20 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 21 |
|
|
// for more details.
|
| 22 |
|
|
//
|
| 23 |
|
|
// You should have received a copy of the GNU General Public License
|
| 24 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 25 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 26 |
|
|
//
|
| 27 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 28 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 29 |
|
|
// and link it with other works to produce a work based on this file,
|
| 30 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 31 |
|
|
// the GNU General Public License. However the source code for this file
|
| 32 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 33 |
|
|
// General Public License v2.
|
| 34 |
|
|
//
|
| 35 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 36 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 37 |
|
|
// -------------------------------------------
|
| 38 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 39 |
|
|
//==========================================================================
|
| 40 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 41 |
|
|
//
|
| 42 |
|
|
// Author(s): gthomas
|
| 43 |
|
|
// Contributors: gthomas
|
| 44 |
|
|
// Date: 2001-09-07
|
| 45 |
|
|
// Purpose: Platform register definitions
|
| 46 |
|
|
// Description:
|
| 47 |
|
|
//
|
| 48 |
|
|
//####DESCRIPTIONEND####
|
| 49 |
|
|
//
|
| 50 |
|
|
//========================================================================*/
|
| 51 |
|
|
|
| 52 |
|
|
#ifndef __HAL_FR400_H__
|
| 53 |
|
|
#define __HAL_FR400_H__ 1
|
| 54 |
|
|
|
| 55 |
|
|
// SDRAM Controller
|
| 56 |
|
|
#define _FRV400_SDRAM_CP 0xFE000400 // Controller protect
|
| 57 |
|
|
#define _FRV400_SDRAM_CFG 0xFE000410 // Configuration
|
| 58 |
|
|
#define _FRV400_SDRAM_CTL 0xFE000418 // Control
|
| 59 |
|
|
#define _FRV400_SDRAM_MS 0xFE000420 // Mode select
|
| 60 |
|
|
#define _FRV400_SDRAM_STS 0xFE000428 // Status
|
| 61 |
|
|
#define _FRV400_SDRAM_RCN 0xFE000430 // Refresh control
|
| 62 |
|
|
#define _FRV400_SDRAM_ART 0xFE000438 // Auto-refresh timer
|
| 63 |
|
|
#define _FRV400_SDRAM_AN0 0xFE000500 // Address #0
|
| 64 |
|
|
#define _FRV400_SDRAM_AN1 0xFE000508 // Address #1
|
| 65 |
|
|
#define _FRV400_SDRAM_BR0 0xFE000E00 // Base register #0
|
| 66 |
|
|
#define _FRV400_SDRAM_BR1 0xFE000E08 // Base register #1
|
| 67 |
|
|
#define _FRV400_SDRAM_AM0 0xFE000F00 // Address mask #0
|
| 68 |
|
|
#define _FRV400_SDRAM_AM1 0xFE000F08 // Address mask #1
|
| 69 |
|
|
|
| 70 |
|
|
// Local bus control
|
| 71 |
|
|
#define _FRV400_LBUS_CP 0xFE000000 // Controller protect
|
| 72 |
|
|
#define _FRV400_LBUS_GCR 0xFE000010 // General Configuration
|
| 73 |
|
|
#define _FRV400_LBUS_EST 0xFE000020 // Error status
|
| 74 |
|
|
#define _FRV400_LBUS_EAD 0xFE000028 // Error address
|
| 75 |
|
|
#define _FRV400_LBUS_CR0 0xFE000100 // Configuration - space #0
|
| 76 |
|
|
#define _FRV400_LBUS_CR1 0xFE000108 // Configuration - space #1
|
| 77 |
|
|
#define _FRV400_LBUS_CR2 0xFE000110 // Configuration - space #2
|
| 78 |
|
|
#define _FRV400_LBUS_CR3 0xFE000118 // Configuration - space #3
|
| 79 |
|
|
#define _FRV400_LBUS_CR4 0xFE000120 // Configuration - space #4
|
| 80 |
|
|
#define _FRV400_LBUS_CR5 0xFE000128 // Configuration - space #5
|
| 81 |
|
|
#define _FRV400_LBUS_CR6 0xFE000130 // Configuration - space #6
|
| 82 |
|
|
#define _FRV400_LBUS_CR7 0xFE000138 // Configuration - space #7
|
| 83 |
|
|
#define _FRV400_LBUS_BR0 0xFE000C00 // Slave - base address #0
|
| 84 |
|
|
#define _FRV400_LBUS_BR1 0xFE000C08 // Slave - base address #1
|
| 85 |
|
|
#define _FRV400_LBUS_BR2 0xFE000C10 // Slave - base address #2
|
| 86 |
|
|
#define _FRV400_LBUS_BR3 0xFE000C18 // Slave - base address #3
|
| 87 |
|
|
#define _FRV400_LBUS_BR4 0xFE000C20 // Slave - base address #4
|
| 88 |
|
|
#define _FRV400_LBUS_BR5 0xFE000C28 // Slave - base address #5
|
| 89 |
|
|
#define _FRV400_LBUS_BR6 0xFE000C30 // Slave - base address #6
|
| 90 |
|
|
#define _FRV400_LBUS_BR7 0xFE000C38 // Slave - base address #7
|
| 91 |
|
|
#define _FRV400_LBUS_AM0 0xFE000D00 // Slave - address mask #0
|
| 92 |
|
|
#define _FRV400_LBUS_AM1 0xFE000D08 // Slave - address mask #1
|
| 93 |
|
|
#define _FRV400_LBUS_AM2 0xFE000D10 // Slave - address mask #2
|
| 94 |
|
|
#define _FRV400_LBUS_AM3 0xFE000D18 // Slave - address mask #3
|
| 95 |
|
|
#define _FRV400_LBUS_AM4 0xFE000D20 // Slave - address mask #4
|
| 96 |
|
|
#define _FRV400_LBUS_AM5 0xFE000D28 // Slave - address mask #5
|
| 97 |
|
|
#define _FRV400_LBUS_AM6 0xFE000D30 // Slave - address mask #6
|
| 98 |
|
|
#define _FRV400_LBUS_AM7 0xFE000D38 // Slave - address mask #7
|
| 99 |
|
|
|
| 100 |
|
|
// Reset register
|
| 101 |
|
|
#define _FRV400_HW_RESET 0xFEFF0500 // Hardware reset
|
| 102 |
|
|
|
| 103 |
|
|
// Some GPIO magic
|
| 104 |
|
|
#define _FRV400_GPIO_SIR 0xFEFF0410 // Special input signals
|
| 105 |
|
|
#define _FRV400_GPIO_SOR 0xFEFF0418 // Special output signals
|
| 106 |
|
|
|
| 107 |
|
|
#endif // __HAL_FR400_H__
|
