OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [no_cpu/] [no_bsp/] [startup/] [setvec.c] - Blame information for rev 621

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  set_vector
2
 *
3
 *  This routine installs an interrupt vector on the target Board/CPU.
4
 *  This routine is allowed to be as board dependent as necessary.
5
 *
6
 *  INPUT:
7
 *    handler - interrupt handler entry point
8
 *    vector  - vector number
9
 *    type    - 0 indicates raw hardware connect
10
 *              1 indicates RTEMS interrupt connect
11
 *
12
 *  RETURNS:
13
 *    address of previous interrupt handler
14
 *
15
 *  COPYRIGHT (c) 1989-1999.
16
 *  On-Line Applications Research Corporation (OAR).
17
 *
18
 *  The license and distribution terms for this file may be
19
 *  found in the file LICENSE in this distribution or at
20
 *  http://www.OARcorp.com/rtems/license.html.
21
 *
22
 *  $Id: setvec.c,v 1.2 2001-09-27 12:00:27 chris Exp $
23
 */
24
 
25
#include <rtems.h>
26
#include <bsp.h>
27
 
28
no_cpu_isr_entry set_vector(                    /* returns old vector */
29
  rtems_isr_entry     handler,                  /* isr routine        */
30
  rtems_vector_number vector,                   /* vector number      */
31
  int                 type                      /* RTEMS or RAW intr  */
32
)
33
{
34
  no_cpu_isr_entry previous_isr;
35
 
36
  if ( type )
37
    rtems_interrupt_catch( handler, vector, (rtems_isr_entry *) &previous_isr );
38
  else {
39
    /* XXX: install non-RTEMS ISR as "raw" interupt */
40
  }
41
  return previous_isr;
42
}
43
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.