OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EN302/] [generic/] [rom.ld] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
MEMORY
2
        {
3
        romvec : ORIGIN = 0x10c10000, LENGTH = 0x00400
4
        flash  : ORIGIN = 0x10c10400, LENGTH = 0xfec00
5
        eflash : ORIGIN = 0x10d00000, LENGTH = 1
6
        ramvec : ORIGIN = 0x00000000, LENGTH = 1024
7
        ram    : ORIGIN = 0x00020000, LENGTH = 0x00800000 - 0x20000
8
        eram   : ORIGIN = 0x00800000, LENGTH = 1
9
        }
10
 
11
SECTIONS
12
{
13
        .romvec :
14
        {
15
        _romvec = . ;
16
        _flashstart = . ;
17
        } > romvec
18
        .text :
19
        {
20
        text_start = . ;
21
        *(.text)
22
        _etext = . ;
23
        __data_rom_start = ALIGN ( 4 ) ;
24
        } > flash
25
        .eflash :
26
        {
27
        _flashend = . ;
28
        } > eflash
29
        .ramvec :
30
        {
31
        _ramstart = . ;
32
        _ramvec = . ;
33
        } > ramvec
34
        .data :
35
        {
36
        _sdata = . ;
37
        __data_start = . ;
38
        *(.data)
39
        _edata = . ;
40
        edata = ALIGN( 0x10 ) ;
41
        } > ram
42
        .bss :
43
        {
44
        _sbss = ALIGN( 0x10 ) ;
45
        __bss_start = ALIGN( 0x10 ) ;
46
        __data_end = ALIGN( 0x10 ) ;
47
        *(.bss)
48
        *(COMMON)
49
        _ebss = . ;
50
        end = ALIGN( 0x10 ) ;
51
        _end = ALIGN( 0x10 ) ;
52
        } > ram
53
        .eram :
54
        {
55
        _ramend = . ;
56
        } > eram
57
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.