1 |
104 |
davidgb |
#### UCF file created by Project Navigator
|
2 |
|
|
#
|
3 |
|
|
NET "reset_n" LOC = "p57" ;
|
4 |
|
|
NET "sysclk" LOC = "p77" ;
|
5 |
|
|
#
|
6 |
|
|
# Connector A
|
7 |
|
|
# For modified B3-SRAM
|
8 |
|
|
#
|
9 |
|
|
NET "ram1_addr<0>" LOC = "P3" ; #J1-2 (I/O - not a global clock input)
|
10 |
|
|
NET "ram1_addr<1>" LOC = "P4" ; #J1-3
|
11 |
|
|
NET "ram1_addr<2>" LOC = "P5" ; #J1-4
|
12 |
|
|
NET "ram1_addr<3>" LOC = "P6" ; #J1-5
|
13 |
|
|
NET "ram1_addr<4>" LOC = "P7" ; #J1-6
|
14 |
|
|
NET "ram1_addr<5>" LOC = "P8" ; #J1-7
|
15 |
|
|
NET "ram1_addr<6>" LOC = "P9" ; #J1-8
|
16 |
|
|
NET "ram1_addr<7>" LOC = "P10"; #J1-9
|
17 |
|
|
NET "ram1_csn" LOC = "P11"; #J1-10
|
18 |
|
|
NET "ram1_addr<8>" LOC = "P15"; #J1-11
|
19 |
|
|
NET "ram1_addr<9>" LOC = "P16"; #J1-12
|
20 |
|
|
NET "ram1_addr<10>" LOC = "P17"; #J1-13
|
21 |
|
|
NET "ram1_addr<11>" LOC = "P18"; #J1-14
|
22 |
|
|
NET "ram1_addr<12>" LOC = "P20"; #J1-15
|
23 |
|
|
NET "ram1_addr<13>" LOC = "P21"; #J1-16
|
24 |
|
|
NET "ram1_addr<14>" LOC = "P22"; #J1-17
|
25 |
|
|
NET "ram1_addr<15>" LOC = "P23"; #J1-18
|
26 |
|
|
NET "ram1_addr<16>" LOC = "P24"; #J1-19
|
27 |
|
|
#
|
28 |
|
|
# Connector B
|
29 |
|
|
# For modified B3-SRAM
|
30 |
|
|
#
|
31 |
|
|
NET "ram1_data<0>" LOC = "P27"; #J2-2 (I/O - not a global clock input)
|
32 |
|
|
NET "ram1_data<1>" LOC = "P29"; #J2-3
|
33 |
|
|
NET "ram1_data<2>" LOC = "P30"; #J2-4
|
34 |
|
|
NET "ram1_data<3>" LOC = "P31"; #J2-5
|
35 |
|
|
NET "ram1_data<4>" LOC = "P33"; #J2-6
|
36 |
|
|
NET "ram1_data<5>" LOC = "P34"; #J2-7
|
37 |
|
|
NET "ram1_data<6>" LOC = "P35"; #J2-8
|
38 |
|
|
NET "ram1_data<7>" LOC = "P36"; #J2-9
|
39 |
|
|
NET "ram1_data<8>" LOC = "P40"; #J2-10
|
40 |
|
|
NET "ram1_data<9>" LOC = "P41"; #J2-11
|
41 |
|
|
NET "ram1_data<10>" LOC = "P42"; #J2-12
|
42 |
|
|
NET "ram1_data<11>" LOC = "P43"; #J2-13
|
43 |
|
|
NET "ram1_data<12>" LOC = "P44"; #J2-14
|
44 |
|
|
NET "ram1_data<13>" LOC = "P45"; #J2-15
|
45 |
|
|
NET "ram1_data<14>" LOC = "P46"; #J2-16
|
46 |
|
|
NET "ram1_data<15>" LOC = "P47"; #J2-17
|
47 |
|
|
NET "ram1_wrun" LOC = "P48"; #J2-18
|
48 |
|
|
NET "ram1_wrln" LOC = "P49"; #J2-19
|
49 |
|
|
#
|
50 |
|
|
# Connector C
|
51 |
|
|
# For B5-Peripheral-Connectors
|
52 |
|
|
#
|
53 |
|
|
NET "vga0_vs" LOC = "p55" ; #pin 3
|
54 |
|
|
NET "vga0_hs" LOC = "p56" ; #pin 4
|
55 |
|
|
NET "vga0_blue<0>" LOC = "p58" ; #pin 5
|
56 |
|
|
NET "vga0_blue<1>" LOC = "p59" ; #pin 6
|
57 |
|
|
NET "vga0_green<0>" LOC = "p60" ; #pin 7
|
58 |
|
|
NET "vga0_green<1>" LOC = "p61" ; #pin 8
|
59 |
|
|
NET "vga0_red<0>" LOC = "p62" ; #pin 9
|
60 |
|
|
NET "vga0_red<1>" LOC = "p63" ; #pin 10
|
61 |
|
|
NET "kb0_clock" LOC = "p64" ; #pin 11
|
62 |
|
|
NET "kb0_data" LOC = "p68" ; #pin 12
|
63 |
|
|
#NET "mouse0_clock" LOC = "p69" ; #pin 13
|
64 |
|
|
#NET "mouse0_data" LOC = "p70" ; #pin 14
|
65 |
|
|
#NET "buzzer0" LOC = "p71" ; #pin 15
|
66 |
|
|
NET "uart0_cts_n" LOC = "p73" ; #pin 16
|
67 |
|
|
NET "uart0_rxd" LOC = "p74" ; #pin 17
|
68 |
|
|
NET "uart0_txd" LOC = "p75" ; #pin 18
|
69 |
|
|
NET "uart0_rts_n" LOC = "p81" ; #pin 19
|
70 |
|
|
#
|
71 |
|
|
# Connector D
|
72 |
|
|
# B3-FPGA-CPU-IO Module
|
73 |
|
|
#
|
74 |
|
|
#NET "aux1_clk" LOC = "P80" ; #J1-2
|
75 |
|
|
#NET "buzzer1" LOC = "P82" ; #J1-3
|
76 |
|
|
NET "led" LOC = "p82" ; #J1-3
|
77 |
|
|
#NET "mouse1_clock" LOC = "P83" ; #J1-4
|
78 |
|
|
#NET "mouse1_data" LOC = "P84" ; #J1-5
|
79 |
|
|
NET "uart1_cts_n" LOC = "P86" ; #J1-6
|
80 |
|
|
NET "uart1_rts_n" LOC = "P87" ; #J1-7
|
81 |
|
|
NET "uart1_txd" LOC = "P88" ; #J1-8
|
82 |
|
|
NET "uart1_rxd" LOC = "P89" ; #J1-9
|
83 |
|
|
#NET "kb1_clock" LOC = "P93" ; #J1-10
|
84 |
|
|
#NET "kb1_data" LOC = "P94" ; #J1-11
|
85 |
|
|
#NET "vga1_vs" LOC = "P95" ; #J1-12
|
86 |
|
|
#NET "vga1_hs" LOC = "P96" ; #J1-13
|
87 |
|
|
#NET "vga1_blue<0>" LOC = "P97" ; #J1-14
|
88 |
|
|
#NET "vga1_blue<1>" LOC = "P98" ; #J1-15
|
89 |
|
|
#NET "vga1_green<0>" LOC = "P99" ; #J1-16
|
90 |
|
|
#NET "vga1_green<1>" LOC = "P100"; #J1-17
|
91 |
|
|
#NET "vga1_red<0>" LOC = "P101"; #J1-18
|
92 |
|
|
#NET "vga1_red<1>" LOC = "P102"; #J1-19
|
93 |
|
|
#
|
94 |
|
|
# Connector E
|
95 |
|
|
# For B5-SRAM
|
96 |
|
|
#
|
97 |
|
|
NET "ram0_csn" LOC = "p108"; #J1.2
|
98 |
|
|
NET "ram0_addr<16>" LOC = "p109"; #J1.3
|
99 |
|
|
NET "ram0_addr<15>" LOC = "p110"; #J1.4
|
100 |
|
|
NET "ram0_addr<14>" LOC = "p111"; #J1.5
|
101 |
|
|
NET "ram0_addr<13>" LOC = "p112"; #J1.6
|
102 |
|
|
NET "ram0_addr<12>" LOC = "p113"; #J1.7
|
103 |
|
|
NET "ram0_addr<11>" LOC = "p114"; #J1.8
|
104 |
|
|
NET "ram0_addr<10>" LOC = "p115"; #J1.9
|
105 |
|
|
NET "ram0_addr<9>" LOC = "p116"; #J1.10
|
106 |
|
|
NET "ram0_addr<8>" LOC = "p120"; #J1.11
|
107 |
|
|
NET "ram0_addr<7>" LOC = "p121"; #J1.12
|
108 |
|
|
NET "ram0_addr<6>" LOC = "p122"; #J1.13
|
109 |
|
|
NET "ram0_addr<5>" LOC = "p123"; #J1.14
|
110 |
|
|
NET "ram0_addr<4>" LOC = "p125"; #J1.15
|
111 |
|
|
NET "ram0_addr<3>" LOC = "p126"; #J1.16
|
112 |
|
|
NET "ram0_addr<2>" LOC = "p127"; #J1.17
|
113 |
|
|
NET "ram0_addr<1>" LOC = "p129"; #J1.18
|
114 |
|
|
NET "ram0_addr<0>" LOC = "p132"; #J1.19
|
115 |
|
|
#
|
116 |
|
|
# Connector F
|
117 |
|
|
# For B5-SRAM
|
118 |
|
|
#
|
119 |
|
|
NET "ram0_wrun" LOC = "p133"; #J2.2
|
120 |
|
|
NET "ram0_wrln" LOC = "p134"; #J2.3
|
121 |
|
|
NET "ram0_data<15>" LOC = "p135"; #J2.4
|
122 |
|
|
NET "ram0_data<14>" LOC = "p136"; #J2.5
|
123 |
|
|
NET "ram0_data<13>" LOC = "p138"; #J2.6
|
124 |
|
|
NET "ram0_data<12>" LOC = "p139"; #J2.7
|
125 |
|
|
NET "ram0_data<11>" LOC = "p140"; #J2.8
|
126 |
|
|
NET "ram0_data<10>" LOC = "p141"; #J2.9
|
127 |
|
|
NET "ram0_data<9>" LOC = "p145"; #J2.10
|
128 |
|
|
NET "ram0_data<8>" LOC = "p146"; #J2.11
|
129 |
|
|
NET "ram0_data<7>" LOC = "p147"; #J2.12
|
130 |
|
|
NET "ram0_data<6>" LOC = "p148"; #J2.13
|
131 |
|
|
NET "ram0_data<5>" LOC = "p149"; #J2.14
|
132 |
|
|
NET "ram0_data<4>" LOC = "p150"; #J2.15
|
133 |
|
|
NET "ram0_data<3>" LOC = "p151"; #J2.16
|
134 |
|
|
NET "ram0_data<2>" LOC = "p152"; #J2.17
|
135 |
|
|
NET "ram0_data<1>" LOC = "p153"; #J2.18
|
136 |
|
|
NET "ram0_data<0>" LOC = "p154"; #J2.19
|
137 |
|
|
#
|
138 |
|
|
# Connector G
|
139 |
|
|
# For B5-Compact-Flash:
|
140 |
|
|
#
|
141 |
|
|
#NET "pin2" LOC = "P182" ; #J1-2 (clk input)
|
142 |
|
|
#NET "pin3" LOC = "P160" ; #J1-3
|
143 |
|
|
#NET "cf_intrq" LOC = "P161" ; #J1-4
|
144 |
|
|
NET "cf_wr_n" LOC = "P162" ; #J1-5
|
145 |
|
|
NET "cf_rd_n" LOC = "P163" ; #J1-6
|
146 |
|
|
NET "cf_cs1_n" LOC = "P164" ; #J1-7
|
147 |
|
|
NET "cf_d<15>" LOC = "P165" ; #J1-8
|
148 |
|
|
NET "cf_d<14>" LOC = "P166" ; #J1-9
|
149 |
|
|
NET "cf_d<13>" LOC = "P167" ; #J1-10
|
150 |
|
|
NET "cf_d<12>" LOC = "P168" ; #J1-11
|
151 |
|
|
NET "cf_d<11>" LOC = "P169" ; #J1-12
|
152 |
|
|
#NET "cf_present" LOC = "P173" ; #J1-13
|
153 |
|
|
NET "cf_d<3>" LOC = "P174" ; #J1-14
|
154 |
|
|
NET "cf_d<4>" LOC = "P175" ; #J1-15
|
155 |
|
|
NET "cf_d<5>" LOC = "P176" ; #J1-16
|
156 |
|
|
NET "cf_d<6>" LOC = "P178" ; #J1-17
|
157 |
|
|
NET "cf_d<7>" LOC = "P179" ; #J1-18
|
158 |
|
|
NET "cf_cs0_n" LOC = "P180" ; #J1-19
|
159 |
|
|
#
|
160 |
|
|
# Connector H
|
161 |
|
|
# For B5-Compact-Flash:
|
162 |
|
|
#
|
163 |
|
|
#NET "pin2" LOC = "p185"; #J2-2 (clk input)
|
164 |
|
|
#NET "pin3" LOC = "p181"; #J2-3
|
165 |
|
|
#NET "pin4" LOC = "p187"; #J2-4
|
166 |
|
|
#NET "pin5" LOC = "p188"; #J2-5
|
167 |
|
|
NET "cf_a<2>" LOC = "P189"; #J2-6
|
168 |
|
|
NET "cf_a<1>" LOC = "P191"; #J2-7
|
169 |
|
|
NET "cf_a<0>" LOC = "P192"; #J2-8
|
170 |
|
|
NET "cf_d<0>" LOC = "P193"; #J2-9
|
171 |
|
|
NET "cf_d<1>" LOC = "P194"; #J2-10
|
172 |
|
|
NET "cf_d<2>" LOC = "P198"; #J2-11
|
173 |
|
|
#NET "cf_cs16_n" LOC = "P199"; #J2-12
|
174 |
|
|
NET "cf_d<10>" LOC = "P200"; #J2-13
|
175 |
|
|
NET "cf_d<9>" LOC = "P201"; #J2-14
|
176 |
|
|
NET "cf_d<8>" LOC = "P202"; #J2-15
|
177 |
|
|
#NET "cf_pdiag" LOC = "P203"; #J2-16
|
178 |
|
|
#NET "cf_dase" LOC = "P204"; #J2-17
|
179 |
|
|
#NET "cf_iordy" LOC = "P205"; #J2-18
|
180 |
|
|
NET "cf_rst_n" LOC = "P206"; #J2-19
|
181 |
|
|
#
|
182 |
|
|
# Timing Groups
|
183 |
|
|
#
|
184 |
|
|
INST "ram0_addr<0>" TNM = "gram0_addr";
|
185 |
|
|
INST "ram0_addr<1>" TNM = "gram0_addr";
|
186 |
|
|
INST "ram0_addr<2>" TNM = "gram0_addr";
|
187 |
|
|
INST "ram0_addr<3>" TNM = "gram0_addr";
|
188 |
|
|
INST "ram0_addr<4>" TNM = "gram0_addr";
|
189 |
|
|
INST "ram0_addr<5>" TNM = "gram0_addr";
|
190 |
|
|
INST "ram0_addr<6>" TNM = "gram0_addr";
|
191 |
|
|
INST "ram0_addr<7>" TNM = "gram0_addr";
|
192 |
|
|
INST "ram0_addr<8>" TNM = "gram0_addr";
|
193 |
|
|
INST "ram0_addr<9>" TNM = "gram0_addr";
|
194 |
|
|
INST "ram0_addr<10>" TNM = "gram0_addr";
|
195 |
|
|
INST "ram0_addr<11>" TNM = "gram0_addr";
|
196 |
|
|
INST "ram0_addr<12>" TNM = "gram0_addr";
|
197 |
|
|
INST "ram0_addr<13>" TNM = "gram0_addr";
|
198 |
|
|
INST "ram0_addr<14>" TNM = "gram0_addr";
|
199 |
|
|
INST "ram0_addr<15>" TNM = "gram0_addr";
|
200 |
|
|
INST "ram0_addr<16>" TNM = "gram0_addr";
|
201 |
|
|
INST "ram0_data<0>" TNM = "gram0_data";
|
202 |
|
|
INST "ram0_data<1>" TNM = "gram0_data";
|
203 |
|
|
INST "ram0_data<2>" TNM = "gram0_data";
|
204 |
|
|
INST "ram0_data<3>" TNM = "gram0_data";
|
205 |
|
|
INST "ram0_data<4>" TNM = "gram0_data";
|
206 |
|
|
INST "ram0_data<5>" TNM = "gram0_data";
|
207 |
|
|
INST "ram0_data<6>" TNM = "gram0_data";
|
208 |
|
|
INST "ram0_data<7>" TNM = "gram0_data";
|
209 |
|
|
INST "ram0_data<8>" TNM = "gram0_data";
|
210 |
|
|
INST "ram0_data<9>" TNM = "gram0_data";
|
211 |
|
|
INST "ram0_data<10>" TNM = "gram0_data";
|
212 |
|
|
INST "ram0_data<11>" TNM = "gram0_data";
|
213 |
|
|
INST "ram0_data<12>" TNM = "gram0_data";
|
214 |
|
|
INST "ram0_data<13>" TNM = "gram0_data";
|
215 |
|
|
INST "ram0_data<14>" TNM = "gram0_data";
|
216 |
|
|
INST "ram0_data<15>" TNM = "gram0_data";
|
217 |
|
|
INST "ram0_wrln" TNM = "gram0_wr";
|
218 |
|
|
INST "ram0_wrun" TNM = "gram0_wr";
|
219 |
|
|
INST "ram0_csn" TNM = "gram0_cs";
|
220 |
|
|
#
|
221 |
|
|
# Timing Constraints
|
222 |
|
|
#
|
223 |
|
|
#TIMEGRP "gram0_cs" OFFSET = OUT 40 ns AFTER "sysclk";
|
224 |
|
|
#TIMEGRP "gram0_wr" OFFSET = OUT 40 ns AFTER "sysclk";
|
225 |
|
|
#TIMEGRP "gram0_addr" OFFSET = OUT 40 ns AFTER "sysclk";
|
226 |
|
|
#TIMEGRP "gram0_data" OFFSET = OUT 40 ns AFTER "sysclk";
|
227 |
|
|
#TIMEGRP "gram0_data" OFFSET = IN 15 ns BEFORE "sysclk";
|
228 |
|
|
#TIMEGRP "gtest_alu" OFFSET = OUT 90 ns AFTER "sysclk";
|
229 |
|
|
#TIMEGRP "gtest_cc" OFFSET = OUT 95 ns AFTER "sysclk";
|
230 |
|
|
NET "sysclk" TNM_NET = "sysclk";
|
231 |
|
|
TIMESPEC "TS_sysclk" = PERIOD "sysclk" 20 ns LOW 50 %;
|
232 |
|
|
#
|
233 |
|
|
# Fast I/O Pins
|
234 |
|
|
#
|
235 |
|
|
NET "ram0_csn" FAST;
|
236 |
|
|
NET "ram0_wrln" FAST;
|
237 |
|
|
NET "ram0_wrun" FAST;
|
238 |
|
|
NET "ram1_csn" FAST;
|
239 |
|
|
NET "ram1_wrln" FAST;
|
240 |
|
|
NET "ram1_wrun" FAST;
|