OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Digilent_Atlys/] [system09.ucf] - Blame information for rev 148

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 141 davidgb
#####################################################
2
#
3
# XSA-3S1000 Board FPGA pin assignment constraints
4
#
5
#####################################################
6
#
7
# Clocks
8 148 davidgb
#
9
# clock pin for Atlys rev C board
10
 NET "CLKA"   LOC = "L15"; # Bank = 1, Pin name = IO_L42P_GCLK7_M1UDM, Type = GCLK, Sch name = GCLK
11
 
12 141 davidgb
#
13
# Push button switches
14
#
15 148 davidgb
 NET "SW2_N" LOC = "N4";  # Bank = 3, Pin name = IO_L1P,                          Sch name = BTNU
16
 NET "SW3_N" LOC = "P3";  # Bank = 3, Pin name = IO_L2N,                          Sch name = BTND
17 141 davidgb
 
18
#
19
# Status LED
20
#
21 148 davidgb
 NET "S<0>" LOC = "U18"; # Bank = 1, Pin name = IO_L52N_M1DQ15,          Sch name = LD0
22
 NET "S<1>" LOC = "M14"; # Bank = 1, Pin name = IO_L53P,                         Sch name = LD1
23
 NET "S<2>" LOC = "N14"; # Bank = 1, Pin name = IO_L53N_VREF,            Sch name = LD2
24
 NET "S<3>" LOC = "L14"; # Bank = 1, Pin name = IO_L61P,                         Sch name = LD3
25
 NET "S<4>" LOC = "M13"; # Bank = 1, Pin name = IO_L61N,                         Sch name = LD4
26
 NET "S<5>" LOC = "D4";  # Bank = 0, Pin name = IO_L1P_HSWAPEN_0,        Sch name = HSWAP/LD5
27
 NET "S<6>" LOC = "P16"; # Bank = 1, Pin name = IO_L74N_DOUT_BUSY_1, Sch name = LD6
28
 NET "S<7>" LOC = "N12"; # Bank = 2, Pin name = IO_L13P_M1_2,            Sch name = M1/LD7
29
 
30 141 davidgb
#
31
# RS232 PORT
32
#
33 148 davidgb
 NET "RS232_RXD" LOC = "A16"; # Bank = 0, Pin name = IO_L66N_SCP0, Sch name = USBB-RXD
34
 NET "RS232_TXD" LOC = "B16"; # Bank = 0, Pin name = IO_L66P_SCP1, Sch name = USBB-TXD
35
 
36 141 davidgb
#
37
# Timing Constraints
38
#
39
NET "CLKA" TNM_NET="CLKA";
40
TIMESPEC "TS_clk"=PERIOD "CLKA" 10 ns HIGH 50 %;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.