OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Digilent_ZyboZ20/] [system09.ucf] - Blame information for rev 177

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 165 davidgb
#####################################################
2
#
3
# XSA-3S1000 Board FPGA pin assignment constraints
4
#
5
#####################################################
6
#
7
# Clocks
8
#
9 166 davidgb
# clock pin for Zybo Z7
10
 NET "CLKA"   LOC = "K17";
11 165 davidgb
 
12
#
13
# Push button switches
14
#
15 177 davidgb
 NET "RESET_N" LOC = "G15";
16
 NET "NMI_N" LOC = "P15";
17 165 davidgb
 
18
#
19
# Status LED
20
#
21 177 davidgb
# NET "S<0>" LOC = "K18";
22
# NET "S<1>" LOC = "P16";
23
# NET "S<2>" LOC = "K19";
24
# NET "S<3>" LOC = "Y16";
25 165 davidgb
 
26
#
27 167 davidgb
# PMOD JC for Pmod RS-232
28 165 davidgb
#
29 167 davidgb
# 1 - V15 - CTS
30
# 2 - W15 - RTS
31
# 3 - T11 - TXD
32
# 4 - T10 - RXD
33 177 davidgb
 NET "RS232_RXD" LOC = "T11";
34
 NET "RS232_TXD" LOC = "T10";
35 165 davidgb
 
36
#
37
# Timing Constraints
38
#
39
NET "CLKA" TNM_NET="CLKA";
40 166 davidgb
TIMESPEC "TS_clk"=PERIOD "CLKA" 8 ns HIGH 50 %;

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.