OpenCores
URL https://opencores.org/ocsvn/cop/cop/trunk

Subversion Repositories cop

[/] [cop/] [trunk/] [rtl/] [sys_verilog/] [cop_top.sv] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 rehayes
////////////////////////////////////////////////////////////////////////////////
2
//
3
//  WISHBONE revB.2 compliant Computer Operating Properly - Top-level
4
//
5
//  Author: Bob Hayes
6
//          rehayes@opencores.org
7
//
8
//  Downloaded from: http://www.opencores.org/projects/cop.....
9
//
10
////////////////////////////////////////////////////////////////////////////////
11
// Copyright (c) 2011, Robert Hayes
12
//
13
// All rights reserved.
14
//
15
// Redistribution and use in source and binary forms, with or without
16
// modification, are permitted provided that the following conditions are met:
17
//     * Redistributions of source code must retain the above copyright
18
//       notice, this list of conditions and the following disclaimer.
19
//     * Redistributions in binary form must reproduce the above copyright
20
//       notice, this list of conditions and the following disclaimer in the
21
//       documentation and/or other materials provided with the distribution.
22
//     * Neither the name of the  nor the
23
//       names of its contributors may be used to endorse or promote products
24
//       derived from this software without specific prior written permission.
25
//
26
// THIS SOFTWARE IS PROVIDED BY Robert Hayes ''AS IS'' AND ANY
27
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
28
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
29
// DISCLAIMED. IN NO EVENT SHALL Robert Hayes BE LIABLE FOR ANY
30
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
31
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
32
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
33
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
35
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36
////////////////////////////////////////////////////////////////////////////////
37
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
38
 
39
module cop_top #(parameter ARST_LVL = 1'b0,      // asynchronous reset level
40
                 parameter INIT_ENA = 1'b1,      // COP Enabled after reset
41
                 parameter SERV_WD_0 = 16'h5555, // First Service Word
42
                 parameter SERV_WD_1 = 16'haaaa, // Second Service Word
43
                 parameter COUNT_SIZE = 16,      // Main counter size
44
                 parameter SINGLE_CYCLE = 1'b0,  // No bus wait state added
45
                 parameter DWIDTH = 16)          // Data bus width
46
  (
47
  // Wishbone Signals
48
  output [DWIDTH-1:0] wb_dat_o,     // databus output
49
  output              wb_ack_o,     // bus cycle acknowledge output
50
  input               wb_clk_i,     // master clock input
51
  input               wb_rst_i,     // synchronous active high reset
52
  input               arst_i,       // asynchronous reset
53
  input         [2:0] wb_adr_i,     // lower address bits
54
  input  [DWIDTH-1:0] wb_dat_i,     // databus input
55
  input               wb_we_i,      // write enable input
56
  input               wb_stb_i,     // stobe/core select signal
57
  input               wb_cyc_i,     // valid bus cycle input
58
  input         [1:0] wb_sel_i,     // Select byte in word bus transaction
59
  // COP IO Signals
60
  output              cop_rst_o,    // COP reset output, active low
61
  output              cop_irq_o,    // COP interrupt request signal output
62
  input               por_reset_i,  // System Power On Reset, active low
63
  input               startup_osc_i,// System Startup Oscillator
64
  input               stop_mode_i,  // System STOP Mode
65
  input               wait_mode_i,  // System WAIT Mode
66
  input               debug_mode_i, // System DEBUG Mode
67
  input               scantestmode  // Chip in in scan test mode
68
  );
69
 
70
  logic                  cop_event;     // COP status bit
71
  logic                  cop_flag;      // COP Rollover Flag
72
  logic            [1:0] cop_irq_en;    // COP Interrupt request enable
73
  logic [COUNT_SIZE-1:0] cop_counter;   // COP Counter Value
74
  logic [COUNT_SIZE-1:0] cop_capture;   // Counter value syncronized to bus_clk domain
75
  logic                  async_rst_b;   // Asyncronous reset
76
  logic                  sync_reset;    // Syncronous reset
77
  logic           [ 4:0] write_regs;    // Control register write strobes
78
  logic                  prescale_out;  //
79
  logic                  stop_ena;      // Clear COP Rollover Status Bit
80
  logic                  debug_ena;     // COP in Slave Mode, ext_sync_i selected
81
  logic                  wait_ena;      // Enable COP in system wait mode
82
  logic                  cop_ena;       // Enable COP Timout Counter
83
  logic                  cwp;           // COP write protect
84
  logic                  clck;          // COP lock
85
  logic                  reload_count;  // COP System service complete
86
  logic                  clear_event;   // Reset COP Event register
87
  logic [COUNT_SIZE-1:0] timeout_value; // Prescaler modulo
88
  logic                  counter_sync;  //
89
 
90
  // Wishbone Bus interface
91
  cop_wb_bus #(.ARST_LVL(ARST_LVL),
92
               .SINGLE_CYCLE(SINGLE_CYCLE),
93
               .DWIDTH(DWIDTH))
94
    wishbone(
95
    .*,
96
    .irq_source   ( cnt_flag_o ),
97
    .read_regs    (               // in  -- read register bits
98
                   { cop_capture,
99
                     timeout_value,
100
                     {7'b0, cop_event, cop_irq_en, debug_ena, stop_ena, wait_ena,
101
                      cop_ena, cwp, clck}
102
                   }
103
                  )
104
  );
105
 
106
// -----------------------------------------------------------------------------
107
  cop_regs #(.ARST_LVL(ARST_LVL),
108
             .INIT_ENA(INIT_ENA),
109
             .SERV_WD_0(SERV_WD_0),
110
             .SERV_WD_1(SERV_WD_1),
111
             .COUNT_SIZE(COUNT_SIZE),
112
             .DWIDTH(DWIDTH))
113
    regs(
114
    .*,
115
    .bus_clk        ( wb_clk_i ),
116
    .write_bus      ( wb_dat_i )
117
  );
118
 
119
// -----------------------------------------------------------------------------
120
  cop_count #(.COUNT_SIZE(COUNT_SIZE))
121
    counter(
122
    .*,
123
    .bus_clk           ( wb_clk_i )
124
  );
125
 
126
endmodule // cop_top

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.