URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_eth_defines.v] - Blame information for rev 254

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  tb_eth_defines.v                                            ////
////                                                              ////
////  This file is part of the Ethernet IP core project           ////
////  http://www.opencores.org/projects/ethmac/                   ////
////                                                              ////
////  Author(s):                                                  ////
////      - Igor Mohor (igorM@opencores.org)                      ////
////                                                              ////
////  All additional information is available in the Readme.txt   ////
////  file.                                                       ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2001, 2002 Authors                             ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.9  2002/10/09 13:16:51  tadejm
// Just back-up; not completed testbench and some testcases are not
// wotking properly yet.
//
// Revision 1.8  2002/09/13 18:41:45  mohor
// Rearanged testcases
//
// Revision 1.7  2002/09/13 12:29:14  mohor
// Headers changed.
//
// Revision 1.6  2002/09/13 11:57:20  mohor
// New testbench. Thanks to Tadej M - "The Spammer".
//
// Revision 1.3  2002/07/19 13:57:53  mohor
// Testing environment also includes traffic cop, memory interface and host
// interface.
//
// Revision 1.2  2002/05/03 10:22:17  mohor
// TX_BUF_BASE changed.
//
// Revision 1.1  2002/03/19 12:53:54  mohor
// Some defines that are used in testbench only were moved to tb_eth_defines.v
// file.
//
//
//
//
 
 
 
//`define VERBOSE                       // if log files of device modules are written
 
`define MULTICAST_XFR          0
`define UNICAST_XFR            1
`define BROADCAST_XFR          2
`define UNICAST_WRONG_XFR      3
 
`define ETH_BASE              32'hd0000000
`define ETH_WIDTH             32'h800
`define MEMORY_BASE           32'h2000
`define MEMORY_WIDTH          32'h10000
`define TX_BUF_BASE           `MEMORY_BASE
`define RX_BUF_BASE           `MEMORY_BASE + 32'h8000
`define TX_BD_BASE            `ETH_BASE + 32'h00000400
`define RX_BD_BASE            `ETH_BASE + 32'h00000600
 
`define M1_ADDRESSED_S1 ( (m1_wb_adr_i >= `ETH_BASE)    & (m1_wb_adr_i < (`ETH_BASE    + `ETH_WIDTH   )) )
`define M1_ADDRESSED_S2 ( (m1_wb_adr_i >= `MEMORY_BASE) & (m1_wb_adr_i < (`MEMORY_BASE + `MEMORY_WIDTH)) )
`define M2_ADDRESSED_S1 ( (m2_wb_adr_i >= `ETH_BASE)    & (m2_wb_adr_i < (`ETH_BASE    + `ETH_WIDTH   )) )
`define M2_ADDRESSED_S2 ( (m2_wb_adr_i >= `MEMORY_BASE) & (m2_wb_adr_i < (`MEMORY_BASE + `MEMORY_WIDTH)) )
 
 
 
/* Tx BD */
`define ETH_TX_BD_READY    32'h8000 /* Tx BD Ready */
`define ETH_TX_BD_IRQ      32'h4000 /* Tx BD IRQ Enable */
`define ETH_TX_BD_WRAP     32'h2000 /* Tx BD Wrap (last BD) */
`define ETH_TX_BD_PAD      32'h1000 /* Tx BD Pad Enable */
`define ETH_TX_BD_CRC      32'h0800 /* Tx BD CRC Enable */
 
`define ETH_TX_BD_UNDERRUN 32'h0100 /* Tx BD Underrun Status */
`define ETH_TX_BD_RETRY    32'h00F0 /* Tx BD Retry Status */
`define ETH_TX_BD_RETLIM   32'h0008 /* Tx BD Retransmission Limit Status */
`define ETH_TX_BD_LATECOL  32'h0004 /* Tx BD Late Collision Status */
`define ETH_TX_BD_DEFER    32'h0002 /* Tx BD Defer Status */
`define ETH_TX_BD_CARRIER  32'h0001 /* Tx BD Carrier Sense Lost Status */
 
/* Rx BD */
`define ETH_RX_BD_EMPTY    32'h8000 /* Rx BD Empty */
`define ETH_RX_BD_IRQ      32'h4000 /* Rx BD IRQ Enable */
`define ETH_RX_BD_WRAP     32'h2000 /* Rx BD Wrap (last BD) */
 
`define ETH_RX_BD_MISS     32'h0080 /* Rx BD Miss Status */
`define ETH_RX_BD_OVERRUN  32'h0040 /* Rx BD Overrun Status */
`define ETH_RX_BD_INVSIMB  32'h0020 /* Rx BD Invalid Symbol Status */
`define ETH_RX_BD_DRIBBLE  32'h0010 /* Rx BD Dribble Nibble Status */
`define ETH_RX_BD_TOOLONG  32'h0008 /* Rx BD Too Long Status */
`define ETH_RX_BD_SHORT    32'h0004 /* Rx BD Too Short Frame Status */
`define ETH_RX_BD_CRCERR   32'h0002 /* Rx BD CRC Error Status */
`define ETH_RX_BD_LATECOL  32'h0001 /* Rx BD Late Collision Status */
 
 
 
/* Register space */
`define ETH_MODER      `ETH_BASE + 32'h00       /* Mode Register */
`define ETH_INT        `ETH_BASE + 32'h04       /* Interrupt Source Register */
`define ETH_INT_MASK   `ETH_BASE + 32'h08 /* Interrupt Mask Register */
`define ETH_IPGT       `ETH_BASE + 32'h0C /* Back to Bak Inter Packet Gap Register */
`define ETH_IPGR1      `ETH_BASE + 32'h10 /* Non Back to Back Inter Packet Gap Register 1 */
`define ETH_IPGR2      `ETH_BASE + 32'h14 /* Non Back to Back Inter Packet Gap Register 2 */
`define ETH_PACKETLEN  `ETH_BASE + 32'h18 /* Packet Length Register (min. and max.) */
`define ETH_COLLCONF   `ETH_BASE + 32'h1C /* Collision and Retry Configuration Register */
`define ETH_TX_BD_NUM  `ETH_BASE + 32'h20 /* Transmit Buffer Descriptor Number Register */
`define ETH_CTRLMODER  `ETH_BASE + 32'h24 /* Control Module Mode Register */
`define ETH_MIIMODER   `ETH_BASE + 32'h28 /* MII Mode Register */
`define ETH_MIICOMMAND `ETH_BASE + 32'h2C /* MII Command Register */
`define ETH_MIIADDRESS `ETH_BASE + 32'h30 /* MII Address Register */
`define ETH_MIITX_DATA `ETH_BASE + 32'h34 /* MII Transmit Data Register */
`define ETH_MIIRX_DATA `ETH_BASE + 32'h38 /* MII Receive Data Register */
`define ETH_MIISTATUS  `ETH_BASE + 32'h3C /* MII Status Register */
`define ETH_MAC_ADDR0  `ETH_BASE + 32'h40 /* MAC Individual Address Register 0 */
`define ETH_MAC_ADDR1  `ETH_BASE + 32'h44 /* MAC Individual Address Register 1 */
`define ETH_HASH_ADDR0 `ETH_BASE + 32'h48 /* Hash Register 0 */
`define ETH_HASH_ADDR1 `ETH_BASE + 32'h4C /* Hash Register 1 */
`define ETH_TX_CTRL    `ETH_BASE + 32'h50 /* Tx Control Register */
 
 
/* MODER Register */
`define ETH_MODER_RXEN     32'h00000001 /* Receive Enable  */
`define ETH_MODER_TXEN     32'h00000002 /* Transmit Enable */
`define ETH_MODER_NOPRE    32'h00000004 /* No Preamble  */
`define ETH_MODER_BRO      32'h00000008 /* Reject Broadcast */
`define ETH_MODER_IAM      32'h00000010 /* Use Individual Hash */
`define ETH_MODER_PRO      32'h00000020 /* Promiscuous (receive all) */
`define ETH_MODER_IFG      32'h00000040 /* Min. IFG not required */
`define ETH_MODER_LOOPBCK  32'h00000080 /* Loop Back */
`define ETH_MODER_NOBCKOF  32'h00000100 /* No Backoff */
`define ETH_MODER_EXDFREN  32'h00000200 /* Excess Defer */
`define ETH_MODER_FULLD    32'h00000400 /* Full Duplex */
`define ETH_MODER_RST      32'h00000800 /* Reset MAC */
`define ETH_MODER_DLYCRCEN 32'h00001000 /* Delayed CRC Enable */
`define ETH_MODER_CRCEN    32'h00002000 /* CRC Enable */
`define ETH_MODER_HUGEN    32'h00004000 /* Huge Enable */
`define ETH_MODER_PAD      32'h00008000 /* Pad Enable */
`define ETH_MODER_RECSMALL 32'h00010000 /* Receive Small */
 
/* Interrupt Source Register */
`define ETH_INT_TXB        32'h00000001 /* Transmit Buffer IRQ */
`define ETH_INT_TXE        32'h00000002 /* Transmit Error IRQ */
`define ETH_INT_RXB        32'h00000004 /* Receive Buffer IRQ */
`define ETH_INT_RXE        32'h00000008 /* Receive Error IRQ */
`define ETH_INT_BUSY       32'h00000010 /* Busy IRQ */
`define ETH_INT_TXC        32'h00000020 /* Transmit Control Frame IRQ */
`define ETH_INT_RXC        32'h00000040 /* Received Control Frame IRQ */
 
/* Interrupt Mask Register */
`define ETH_INT_MASK_TXB   32'h00000001 /* Transmit Buffer IRQ Mask */
`define ETH_INT_MASK_TXE   32'h00000002 /* Transmit Error IRQ Mask */
`define ETH_INT_MASK_RXF   32'h00000004 /* Receive Frame IRQ Mask */
`define ETH_INT_MASK_RXE   32'h00000008 /* Receive Error IRQ Mask */
`define ETH_INT_MASK_BUSY  32'h00000010 /* Busy IRQ Mask */
`define ETH_INT_MASK_TXC   32'h00000020 /* Transmit Control Frame IRQ Mask */
`define ETH_INT_MASK_RXC   32'h00000040 /* Received Control Frame IRQ Mask */
 
/* Control Module Mode Register */
`define ETH_CTRLMODER_PASSALL 32'h00000001 /* Pass Control Frames */
`define ETH_CTRLMODER_RXFLOW  32'h00000002 /* Receive Control Flow Enable */
`define ETH_CTRLMODER_TXFLOW  32'h00000004 /* Transmit Control Flow Enable */
 
/* MII Mode Register */
`define ETH_MIIMODER_CLKDIV   32'h000000FF /* Clock Divider */
`define ETH_MIIMODER_NOPRE    32'h00000100 /* No Preamble */
`define ETH_MIIMODER_RST      32'h00000200 /* MIIM Reset */
 
/* MII Command Register */
`define ETH_MIICOMMAND_SCANSTAT  32'h00000001 /* Scan Status */
`define ETH_MIICOMMAND_RSTAT     32'h00000002 /* Read Status */
`define ETH_MIICOMMAND_WCTRLDATA 32'h00000004 /* Write Control Data */
 
/* MII Address Register */
`define ETH_MIIADDRESS_FIAD 32'h0000001F /* PHY Address */
`define ETH_MIIADDRESS_RGAD 32'h00001F00 /* RGAD Address */
 
/* MII Status Register */
`define ETH_MIISTATUS_LINKFAIL    0 /* Link Fail bit */
`define ETH_MIISTATUS_BUSY        1 /* MII Busy bit */
`define ETH_MIISTATUS_NVALID      2 /* Data in MII Status Register is invalid bit */
 
/* TX Control Register */
`define ETH_TX_CTRL_TXPAUSERQ     32'h10000 /* Send PAUSE request */
 
 
`define TIME $display("  Time: %0t", $time)

Line No.	Rev	Author	Line
1	92	mohor	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// tb_eth_defines.v ////`
4			`//// ////`
5			`//// This file is part of the Ethernet IP core project ////`
6			`//// http://www.opencores.org/projects/ethmac/ ////`
7			`//// ////`
8			`//// Author(s): ////`
9			`//// - Igor Mohor (igorM@opencores.org) ////`
10			`//// ////`
11	170	mohor	`//// All additional information is available in the Readme.txt ////`
12	92	mohor	`//// file. ////`
13			`//// ////`
14			`//////////////////////////////////////////////////////////////////////`
15			`//// ////`
16	116	mohor	`//// Copyright (C) 2001, 2002 Authors ////`
17	92	mohor	`//// ////`
18			`//// This source file may be used and distributed without ////`
19			`//// restriction provided that this copyright statement is not ////`
20			`//// removed from the file and that any derivative work contains ////`
21			`//// the original copyright notice and the associated disclaimer. ////`
22			`//// ////`
23			`//// This source file is free software; you can redistribute it ////`
24			`//// and/or modify it under the terms of the GNU Lesser General ////`
25			`//// Public License as published by the Free Software Foundation; ////`
26			`//// either version 2.1 of the License, or (at your option) any ////`
27			`//// later version. ////`
28			`//// ////`
29			`//// This source is distributed in the hope that it will be ////`
30			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
31			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
32			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
33			`//// details. ////`
34			`//// ////`
35			`//// You should have received a copy of the GNU Lesser General ////`
36			`//// Public License along with this source; if not, download it ////`
37			`//// from http://www.opencores.org/lgpl.shtml ////`
38			`//// ////`
39			`//////////////////////////////////////////////////////////////////////`
40			`//`
41			`// CVS Revision History`
42			`//`
43			`// $Log: not supported by cvs2svn $`
44	254	mohor	`// Revision 1.9 2002/10/09 13:16:51 tadejm`
45			`// Just back-up; not completed testbench and some testcases are not`
46			`// wotking properly yet.`
47			`//`
48	209	tadejm	`// Revision 1.8 2002/09/13 18:41:45 mohor`
49			`// Rearanged testcases`
50			`//`
51	178	mohor	`// Revision 1.7 2002/09/13 12:29:14 mohor`
52			`// Headers changed.`
53			`//`
54	170	mohor	`// Revision 1.6 2002/09/13 11:57:20 mohor`
55			`// New testbench. Thanks to Tadej M - "The Spammer".`
56			`//`
57	124	mohor	`// Revision 1.3 2002/07/19 13:57:53 mohor`
58			`// Testing environment also includes traffic cop, memory interface and host`
59			`// interface.`
60			`//`
61	116	mohor	`// Revision 1.2 2002/05/03 10:22:17 mohor`
62			`// TX_BUF_BASE changed.`
63			`//`
64	107	mohor	`// Revision 1.1 2002/03/19 12:53:54 mohor`
65			`// Some defines that are used in testbench only were moved to tb_eth_defines.v`
66			`// file.`
67	92	mohor	`//`
68			`//`
69			`//`
70	107	mohor	`//`
71	92	mohor
72
73	169	mohor
74			//`define VERBOSE // if log files of device modules are written
75
76	92	mohor	`define MULTICAST_XFR 0
77			`define UNICAST_XFR 1
78			`define BROADCAST_XFR 2
79	107	mohor	`define UNICAST_WRONG_XFR 3
80	92	mohor
81	116	mohor	`define ETH_BASE 32'hd0000000
82			`define ETH_WIDTH 32'h800
83			`define MEMORY_BASE 32'h2000
84			`define MEMORY_WIDTH 32'h10000
85	107	mohor	`define TX_BUF_BASE `MEMORY_BASE
86	92	mohor	`define RX_BUF_BASE `MEMORY_BASE + 32'h8000
87	116	mohor	`define TX_BD_BASE `ETH_BASE + 32'h00000400
88			`define RX_BD_BASE `ETH_BASE + 32'h00000600
89
90			`define M1_ADDRESSED_S1 ( (m1_wb_adr_i >= `ETH_BASE) & (m1_wb_adr_i < (`ETH_BASE + `ETH_WIDTH )) )
91			`define M1_ADDRESSED_S2 ( (m1_wb_adr_i >= `MEMORY_BASE) & (m1_wb_adr_i < (`MEMORY_BASE + `MEMORY_WIDTH)) )
92			`define M2_ADDRESSED_S1 ( (m2_wb_adr_i >= `ETH_BASE) & (m2_wb_adr_i < (`ETH_BASE + `ETH_WIDTH )) )
93			`define M2_ADDRESSED_S2 ( (m2_wb_adr_i >= `MEMORY_BASE) & (m2_wb_adr_i < (`MEMORY_BASE + `MEMORY_WIDTH)) )
94
95
96
97			`/* Tx BD */`
98			`define ETH_TX_BD_READY 32'h8000 /* Tx BD Ready */
99			`define ETH_TX_BD_IRQ 32'h4000 /* Tx BD IRQ Enable */
100			`define ETH_TX_BD_WRAP 32'h2000 /* Tx BD Wrap (last BD) */
101			`define ETH_TX_BD_PAD 32'h1000 /* Tx BD Pad Enable */
102			`define ETH_TX_BD_CRC 32'h0800 /* Tx BD CRC Enable */
103
104			`define ETH_TX_BD_UNDERRUN 32'h0100 /* Tx BD Underrun Status */
105			`define ETH_TX_BD_RETRY 32'h00F0 /* Tx BD Retry Status */
106			`define ETH_TX_BD_RETLIM 32'h0008 /* Tx BD Retransmission Limit Status */
107			`define ETH_TX_BD_LATECOL 32'h0004 /* Tx BD Late Collision Status */
108			`define ETH_TX_BD_DEFER 32'h0002 /* Tx BD Defer Status */
109			`define ETH_TX_BD_CARRIER 32'h0001 /* Tx BD Carrier Sense Lost Status */
110
111			`/* Rx BD */`
112			`define ETH_RX_BD_EMPTY 32'h8000 /* Rx BD Empty */
113			`define ETH_RX_BD_IRQ 32'h4000 /* Rx BD IRQ Enable */
114			`define ETH_RX_BD_WRAP 32'h2000 /* Rx BD Wrap (last BD) */
115
116			`define ETH_RX_BD_MISS 32'h0080 /* Rx BD Miss Status */
117			`define ETH_RX_BD_OVERRUN 32'h0040 /* Rx BD Overrun Status */
118			`define ETH_RX_BD_INVSIMB 32'h0020 /* Rx BD Invalid Symbol Status */
119			`define ETH_RX_BD_DRIBBLE 32'h0010 /* Rx BD Dribble Nibble Status */
120			`define ETH_RX_BD_TOOLONG 32'h0008 /* Rx BD Too Long Status */
121			`define ETH_RX_BD_SHORT 32'h0004 /* Rx BD Too Short Frame Status */
122			`define ETH_RX_BD_CRCERR 32'h0002 /* Rx BD CRC Error Status */
123			`define ETH_RX_BD_LATECOL 32'h0001 /* Rx BD Late Collision Status */
124
125
126
127			`/* Register space */`
128			`define ETH_MODER `ETH_BASE + 32'h00 /* Mode Register */
129			`define ETH_INT `ETH_BASE + 32'h04 /* Interrupt Source Register */
130			`define ETH_INT_MASK `ETH_BASE + 32'h08 /* Interrupt Mask Register */
131			`define ETH_IPGT `ETH_BASE + 32'h0C /* Back to Bak Inter Packet Gap Register */
132			`define ETH_IPGR1 `ETH_BASE + 32'h10 /* Non Back to Back Inter Packet Gap Register 1 */
133			`define ETH_IPGR2 `ETH_BASE + 32'h14 /* Non Back to Back Inter Packet Gap Register 2 */
134			`define ETH_PACKETLEN `ETH_BASE + 32'h18 /* Packet Length Register (min. and max.) */
135			`define ETH_COLLCONF `ETH_BASE + 32'h1C /* Collision and Retry Configuration Register */
136	169	mohor	`define ETH_TX_BD_NUM `ETH_BASE + 32'h20 /* Transmit Buffer Descriptor Number Register */
137	116	mohor	`define ETH_CTRLMODER `ETH_BASE + 32'h24 /* Control Module Mode Register */
138			`define ETH_MIIMODER `ETH_BASE + 32'h28 /* MII Mode Register */
139			`define ETH_MIICOMMAND `ETH_BASE + 32'h2C /* MII Command Register */
140			`define ETH_MIIADDRESS `ETH_BASE + 32'h30 /* MII Address Register */
141			`define ETH_MIITX_DATA `ETH_BASE + 32'h34 /* MII Transmit Data Register */
142			`define ETH_MIIRX_DATA `ETH_BASE + 32'h38 /* MII Receive Data Register */
143			`define ETH_MIISTATUS `ETH_BASE + 32'h3C /* MII Status Register */
144			`define ETH_MAC_ADDR0 `ETH_BASE + 32'h40 /* MAC Individual Address Register 0 */
145			`define ETH_MAC_ADDR1 `ETH_BASE + 32'h44 /* MAC Individual Address Register 1 */
146			`define ETH_HASH_ADDR0 `ETH_BASE + 32'h48 /* Hash Register 0 */
147			`define ETH_HASH_ADDR1 `ETH_BASE + 32'h4C /* Hash Register 1 */
148	170	mohor	`define ETH_TX_CTRL `ETH_BASE + 32'h50 /* Tx Control Register */
149	116	mohor
150	170	mohor
151	116	mohor	`/* MODER Register */`
152			`define ETH_MODER_RXEN 32'h00000001 /* Receive Enable */
153			`define ETH_MODER_TXEN 32'h00000002 /* Transmit Enable */
154			`define ETH_MODER_NOPRE 32'h00000004 /* No Preamble */
155			`define ETH_MODER_BRO 32'h00000008 /* Reject Broadcast */
156			`define ETH_MODER_IAM 32'h00000010 /* Use Individual Hash */
157			`define ETH_MODER_PRO 32'h00000020 /* Promiscuous (receive all) */
158			`define ETH_MODER_IFG 32'h00000040 /* Min. IFG not required */
159			`define ETH_MODER_LOOPBCK 32'h00000080 /* Loop Back */
160			`define ETH_MODER_NOBCKOF 32'h00000100 /* No Backoff */
161			`define ETH_MODER_EXDFREN 32'h00000200 /* Excess Defer */
162			`define ETH_MODER_FULLD 32'h00000400 /* Full Duplex */
163			`define ETH_MODER_RST 32'h00000800 /* Reset MAC */
164			`define ETH_MODER_DLYCRCEN 32'h00001000 /* Delayed CRC Enable */
165			`define ETH_MODER_CRCEN 32'h00002000 /* CRC Enable */
166			`define ETH_MODER_HUGEN 32'h00004000 /* Huge Enable */
167			`define ETH_MODER_PAD 32'h00008000 /* Pad Enable */
168			`define ETH_MODER_RECSMALL 32'h00010000 /* Receive Small */
169
170			`/* Interrupt Source Register */`
171			`define ETH_INT_TXB 32'h00000001 /* Transmit Buffer IRQ */
172			`define ETH_INT_TXE 32'h00000002 /* Transmit Error IRQ */
173	209	tadejm	`define ETH_INT_RXB 32'h00000004 /* Receive Buffer IRQ */
174	116	mohor	`define ETH_INT_RXE 32'h00000008 /* Receive Error IRQ */
175			`define ETH_INT_BUSY 32'h00000010 /* Busy IRQ */
176			`define ETH_INT_TXC 32'h00000020 /* Transmit Control Frame IRQ */
177			`define ETH_INT_RXC 32'h00000040 /* Received Control Frame IRQ */
178
179			`/* Interrupt Mask Register */`
180			`define ETH_INT_MASK_TXB 32'h00000001 /* Transmit Buffer IRQ Mask */
181			`define ETH_INT_MASK_TXE 32'h00000002 /* Transmit Error IRQ Mask */
182			`define ETH_INT_MASK_RXF 32'h00000004 /* Receive Frame IRQ Mask */
183			`define ETH_INT_MASK_RXE 32'h00000008 /* Receive Error IRQ Mask */
184			`define ETH_INT_MASK_BUSY 32'h00000010 /* Busy IRQ Mask */
185			`define ETH_INT_MASK_TXC 32'h00000020 /* Transmit Control Frame IRQ Mask */
186			`define ETH_INT_MASK_RXC 32'h00000040 /* Received Control Frame IRQ Mask */
187
188			`/* Control Module Mode Register */`
189			`define ETH_CTRLMODER_PASSALL 32'h00000001 /* Pass Control Frames */
190			`define ETH_CTRLMODER_RXFLOW 32'h00000002 /* Receive Control Flow Enable */
191			`define ETH_CTRLMODER_TXFLOW 32'h00000004 /* Transmit Control Flow Enable */
192
193			`/* MII Mode Register */`
194			`define ETH_MIIMODER_CLKDIV 32'h000000FF /* Clock Divider */
195			`define ETH_MIIMODER_NOPRE 32'h00000100 /* No Preamble */
196	169	mohor	`define ETH_MIIMODER_RST 32'h00000200 /* MIIM Reset */
197	116	mohor
198			`/* MII Command Register */`
199			`define ETH_MIICOMMAND_SCANSTAT 32'h00000001 /* Scan Status */
200			`define ETH_MIICOMMAND_RSTAT 32'h00000002 /* Read Status */
201			`define ETH_MIICOMMAND_WCTRLDATA 32'h00000004 /* Write Control Data */
202
203			`/* MII Address Register */`
204			`define ETH_MIIADDRESS_FIAD 32'h0000001F /* PHY Address */
205			`define ETH_MIIADDRESS_RGAD 32'h00001F00 /* RGAD Address */
206
207			`/* MII Status Register */`
208	169	mohor	`define ETH_MIISTATUS_LINKFAIL 0 /* Link Fail bit */
209			`define ETH_MIISTATUS_BUSY 1 /* MII Busy bit */
210			`define ETH_MIISTATUS_NVALID 2 /* Data in MII Status Register is invalid bit */
211	178	mohor
212	254	mohor	`/* TX Control Register */`
213			`define ETH_TX_CTRL_TXPAUSERQ 32'h10000 /* Send PAUSE request */
214	178	mohor
215	254	mohor
216	178	mohor	`define TIME $display(" Time: %0t", $time)

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_eth_defines.v] - Blame information for rev 254