OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_rxcounters.v] - Blame information for rev 354

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 mohor
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  eth_rxcounters.v                                            ////
4
////                                                              ////
5
////  This file is part of the Ethernet IP core project           ////
6 346 olof
////  http://www.opencores.org/project,ethmac                     ////
7 15 mohor
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Igor Mohor (igorM@opencores.org)                      ////
10
////      - Novan Hartadi (novan@vlsi.itb.ac.id)                  ////
11
////      - Mahmud Galela (mgalela@vlsi.itb.ac.id)                ////
12
////                                                              ////
13
////  All additional information is avaliable in the Readme.txt   ////
14
////  file.                                                       ////
15
////                                                              ////
16
//////////////////////////////////////////////////////////////////////
17
////                                                              ////
18
//// Copyright (C) 2001 Authors                                   ////
19
////                                                              ////
20
//// This source file may be used and distributed without         ////
21
//// restriction provided that this copyright statement is not    ////
22
//// removed from the file and that any derivative work contains  ////
23
//// the original copyright notice and the associated disclaimer. ////
24
////                                                              ////
25
//// This source file is free software; you can redistribute it   ////
26
//// and/or modify it under the terms of the GNU Lesser General   ////
27
//// Public License as published by the Free Software Foundation; ////
28
//// either version 2.1 of the License, or (at your option) any   ////
29
//// later version.                                               ////
30
////                                                              ////
31
//// This source is distributed in the hope that it will be       ////
32
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
33
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
34
//// PURPOSE.  See the GNU Lesser General Public License for more ////
35
//// details.                                                     ////
36
////                                                              ////
37
//// You should have received a copy of the GNU Lesser General    ////
38
//// Public License along with this source; if not, download it   ////
39
//// from http://www.opencores.org/lgpl.shtml                     ////
40
////                                                              ////
41
//////////////////////////////////////////////////////////////////////
42
//
43
// CVS Revision History
44
//
45
// $Log: not supported by cvs2svn $
46 326 igorm
// Revision 1.5  2002/02/15 11:13:29  mohor
47
// Format of the file changed a bit.
48
//
49 57 mohor
// Revision 1.4  2002/02/14 20:19:41  billditt
50
// Modified for Address Checking,
51
// addition of eth_addrcheck.v
52
//
53 52 billditt
// Revision 1.3  2002/01/23 10:28:16  mohor
54
// Link in the header changed.
55
//
56 37 mohor
// Revision 1.2  2001/10/19 08:43:51  mohor
57
// eth_timescale.v changed to timescale.v This is done because of the
58
// simulation of the few cores in a one joined project.
59
//
60 22 mohor
// Revision 1.1  2001/08/06 14:44:29  mohor
61
// A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
62
// Include files fixed to contain no path.
63
// File names and module names changed ta have a eth_ prologue in the name.
64
// File eth_timescale.v is used to define timescale
65
// All pin names on the top module are changed to contain _I, _O or _OE at the end.
66
// Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
67
// and Mdo_OE. The bidirectional signal must be created on the top level. This
68
// is done due to the ASIC tools.
69
//
70 15 mohor
// Revision 1.1  2001/07/30 21:23:42  mohor
71
// Directory structure changed. Files checked and joind together.
72
//
73
// Revision 1.1  2001/06/27 21:26:19  mohor
74
// Initial release of the RxEthMAC module.
75
//
76
//
77
//
78
//
79
//
80
//
81
 
82 22 mohor
`include "timescale.v"
83 15 mohor
 
84
 
85 354 olof
module eth_rxcounters
86
  (
87
   MRxClk, Reset, MRxDV, StateIdle, StateSFD, StateData, StateDrop, StatePreamble,
88
   MRxDEqD, DlyCrcEn, DlyCrcCnt, Transmitting, MaxFL, r_IFG, HugEn, IFGCounterEq24,
89
   ByteCntEq0, ByteCntEq1, ByteCntEq2,ByteCntEq3,ByteCntEq4,ByteCntEq5, ByteCntEq6,
90
   ByteCntEq7, ByteCntGreat2, ByteCntSmall7, ByteCntMaxFrame, ByteCntOut
91
   );
92 15 mohor
 
93
input         MRxClk;
94
input         Reset;
95
input         MRxDV;
96
input         StateSFD;
97
input [1:0]   StateData;
98
input         MRxDEqD;
99
input         StateIdle;
100
input         StateDrop;
101
input         DlyCrcEn;
102
input         StatePreamble;
103
input         Transmitting;
104
input         HugEn;
105
input [15:0]  MaxFL;
106
input         r_IFG;
107
 
108
output        IFGCounterEq24;           // IFG counter reaches 9600 ns (960 ns)
109
output [3:0]  DlyCrcCnt;                // Delayed CRC counter
110
output        ByteCntEq0;               // Byte counter = 0
111
output        ByteCntEq1;               // Byte counter = 1
112 52 billditt
output        ByteCntEq2;               // Byte counter = 2  
113
output        ByteCntEq3;               // Byte counter = 3  
114
output        ByteCntEq4;               // Byte counter = 4  
115
output        ByteCntEq5;               // Byte counter = 5  
116 15 mohor
output        ByteCntEq6;               // Byte counter = 6
117 52 billditt
output        ByteCntEq7;               // Byte counter = 7
118 15 mohor
output        ByteCntGreat2;            // Byte counter > 2
119
output        ByteCntSmall7;            // Byte counter < 7
120
output        ByteCntMaxFrame;          // Byte counter = MaxFL
121 326 igorm
output [15:0] ByteCntOut;               // Byte counter
122 15 mohor
 
123
wire          ResetByteCounter;
124
wire          IncrementByteCounter;
125
wire          ResetIFGCounter;
126
wire          IncrementIFGCounter;
127
wire          ByteCntMax;
128
 
129
reg   [15:0]  ByteCnt;
130
reg   [3:0]   DlyCrcCnt;
131
reg   [4:0]   IFGCounter;
132
 
133 326 igorm
wire  [15:0]  ByteCntDelayed;
134 15 mohor
 
135
 
136 326 igorm
 
137 15 mohor
assign ResetByteCounter = MRxDV & (StateSFD & MRxDEqD | StateData[0] & ByteCntMaxFrame);
138
 
139
assign IncrementByteCounter = ~ResetByteCounter & MRxDV &
140
                              (StatePreamble | StateSFD | StateIdle & ~Transmitting |
141
                               StateData[1] & ~ByteCntMax & ~(DlyCrcEn & |DlyCrcCnt)
142
                              );
143
 
144
 
145
always @ (posedge MRxClk or posedge Reset)
146
begin
147
  if(Reset)
148 353 olof
    ByteCnt[15:0] <=  16'd0;
149 15 mohor
  else
150
    begin
151
      if(ResetByteCounter)
152 353 olof
        ByteCnt[15:0] <=  16'd0;
153 15 mohor
      else
154
      if(IncrementByteCounter)
155 353 olof
        ByteCnt[15:0] <=  ByteCnt[15:0] + 16'd1;
156 15 mohor
     end
157
end
158
 
159 353 olof
assign ByteCntDelayed = ByteCnt + 16'd4;
160
assign ByteCntOut = DlyCrcEn ? ByteCntDelayed : ByteCnt;
161 326 igorm
 
162 353 olof
assign ByteCntEq0       = ByteCnt == 16'd0;
163
assign ByteCntEq1       = ByteCnt == 16'd1;
164
assign ByteCntEq2       = ByteCnt == 16'd2;
165
assign ByteCntEq3       = ByteCnt == 16'd3;
166
assign ByteCntEq4       = ByteCnt == 16'd4;
167
assign ByteCntEq5       = ByteCnt == 16'd5;
168
assign ByteCntEq6       = ByteCnt == 16'd6;
169
assign ByteCntEq7       = ByteCnt == 16'd7;
170
assign ByteCntGreat2    = ByteCnt >  16'd2;
171
assign ByteCntSmall7    = ByteCnt <  16'd7;
172 15 mohor
assign ByteCntMax       = ByteCnt == 16'hffff;
173
assign ByteCntMaxFrame  = ByteCnt == MaxFL[15:0] & ~HugEn;
174
 
175
 
176
assign ResetIFGCounter = StateSFD  &  MRxDV & MRxDEqD | StateDrop;
177
 
178
assign IncrementIFGCounter = ~ResetIFGCounter & (StateDrop | StateIdle | StatePreamble | StateSFD) & ~IFGCounterEq24;
179
 
180
always @ (posedge MRxClk or posedge Reset)
181
begin
182
  if(Reset)
183 352 olof
    IFGCounter[4:0] <=  5'h0;
184 15 mohor
  else
185
    begin
186
      if(ResetIFGCounter)
187 352 olof
        IFGCounter[4:0] <=  5'h0;
188 15 mohor
      else
189
      if(IncrementIFGCounter)
190 353 olof
        IFGCounter[4:0] <=  IFGCounter[4:0] + 5'd1;
191 15 mohor
    end
192
end
193
 
194
 
195
 
196
assign IFGCounterEq24 = (IFGCounter[4:0] == 5'h18) | r_IFG; // 24*400 = 9600 ns or r_IFG is set to 1
197
 
198
 
199
always @ (posedge MRxClk or posedge Reset)
200
begin
201
  if(Reset)
202 352 olof
    DlyCrcCnt[3:0] <=  4'h0;
203 15 mohor
  else
204
    begin
205
      if(DlyCrcCnt[3:0] == 4'h9)
206 352 olof
        DlyCrcCnt[3:0] <=  4'h0;
207 15 mohor
      else
208
      if(DlyCrcEn & StateSFD)
209 352 olof
        DlyCrcCnt[3:0] <=  4'h1;
210 15 mohor
      else
211
      if(DlyCrcEn & (|DlyCrcCnt[3:0]))
212 353 olof
        DlyCrcCnt[3:0] <=  DlyCrcCnt[3:0] + 4'd1;
213 15 mohor
    end
214
end
215
 
216
 
217
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.