OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_shiftreg.v] - Blame information for rev 22

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 mohor
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  eth_shiftreg.v                                              ////
4
////                                                              ////
5
////  This file is part of the Ethernet IP core project           ////
6
////  http://www.opencores.org/cores/ethmac/                      ////
7
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Igor Mohor (igorM@opencores.org)                      ////
10
////                                                              ////
11
////  All additional information is avaliable in the Readme.txt   ////
12
////  file.                                                       ////
13
////                                                              ////
14
//////////////////////////////////////////////////////////////////////
15
////                                                              ////
16
//// Copyright (C) 2001 Authors                                   ////
17
////                                                              ////
18
//// This source file may be used and distributed without         ////
19
//// restriction provided that this copyright statement is not    ////
20
//// removed from the file and that any derivative work contains  ////
21
//// the original copyright notice and the associated disclaimer. ////
22
////                                                              ////
23
//// This source file is free software; you can redistribute it   ////
24
//// and/or modify it under the terms of the GNU Lesser General   ////
25
//// Public License as published by the Free Software Foundation; ////
26
//// either version 2.1 of the License, or (at your option) any   ////
27
//// later version.                                               ////
28
////                                                              ////
29
//// This source is distributed in the hope that it will be       ////
30
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
31
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
32
//// PURPOSE.  See the GNU Lesser General Public License for more ////
33
//// details.                                                     ////
34
////                                                              ////
35
//// You should have received a copy of the GNU Lesser General    ////
36
//// Public License along with this source; if not, download it   ////
37
//// from http://www.opencores.org/lgpl.shtml                     ////
38
////                                                              ////
39
//////////////////////////////////////////////////////////////////////
40
//
41
// CVS Revision History
42
//
43
// $Log: not supported by cvs2svn $
44 22 mohor
// Revision 1.1  2001/08/06 14:44:29  mohor
45
// A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
46
// Include files fixed to contain no path.
47
// File names and module names changed ta have a eth_ prologue in the name.
48
// File eth_timescale.v is used to define timescale
49
// All pin names on the top module are changed to contain _I, _O or _OE at the end.
50
// Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
51
// and Mdo_OE. The bidirectional signal must be created on the top level. This
52
// is done due to the ASIC tools.
53
//
54 15 mohor
// Revision 1.1  2001/07/30 21:23:42  mohor
55
// Directory structure changed. Files checked and joind together.
56
//
57
// Revision 1.3  2001/06/01 22:28:56  mohor
58
// This files (MIIM) are fully working. They were thoroughly tested. The testbench is not updated.
59
//
60
//
61
 
62 22 mohor
`include "timescale.v"
63 15 mohor
 
64
 
65
module eth_shiftreg(Clk, Reset, MdcEn_n, Mdi, Fiad, Rgad, CtrlData, WriteOp, ByteSelect,
66
                    LatchByte, ShiftedBit, Prsd, LinkFail);
67
 
68
 
69
parameter Tp=1;
70
 
71
input       Clk;              // Input clock (Host clock)
72
input       Reset;            // Reset signal
73
input       MdcEn_n;          // Enable signal is asserted for one Clk period before Mdc falls.
74
input       Mdi;              // MII input data
75
input [4:0] Fiad;             // PHY address
76
input [4:0] Rgad;             // Register address (within the selected PHY)
77
input [15:0]CtrlData;         // Control data (data to be written to the PHY)
78
input       WriteOp;          // The current operation is a PHY register write operation
79
input [3:0] ByteSelect;       // Byte select
80
input [1:0] LatchByte;        // Byte select for latching (read operation)
81
 
82
output      ShiftedBit;       // Bit shifted out of the shift register
83
output[15:0]Prsd;             // Read Status Data (data read from the PHY)
84
output      LinkFail;         // Link Integrity Signal
85
 
86
reg   [7:0] ShiftReg;         // Shift register for shifting the data in and out
87
reg   [15:0]Prsd;
88
reg         LinkFail;
89
 
90
 
91
 
92
 
93
// ShiftReg[7:0] :: Shift Register Data
94
always @ (posedge Clk or posedge Reset)
95
begin
96
  if(Reset)
97
    begin
98
      ShiftReg[7:0] <= #Tp 8'h0;
99
      Prsd[15:0] <= #Tp 16'h0;
100
      LinkFail <= #Tp 1'b0;
101
    end
102
  else
103
    begin
104
      if(MdcEn_n)
105
        begin
106
          if(|ByteSelect)
107
            begin
108
              case (ByteSelect[3:0])
109
                4'h1 :    ShiftReg[7:0] <= #Tp {2'b01, ~WriteOp, WriteOp, Fiad[4:1]};
110
                4'h2 :    ShiftReg[7:0] <= #Tp {Fiad[0], Rgad[4:0], 2'b10};
111
                4'h4 :    ShiftReg[7:0] <= #Tp CtrlData[15:8];
112
                4'h8 :    ShiftReg[7:0] <= #Tp CtrlData[7:0];
113
                default : ShiftReg[7:0] <= #Tp 8'h0;
114
              endcase
115
            end
116
          else
117
            begin
118
              ShiftReg[7:0] <= #Tp {ShiftReg[6:0], Mdi};
119
              if(LatchByte[0])
120
                begin
121
                  Prsd[7:0] <= #Tp {ShiftReg[6:0], Mdi};
122
                  if(Rgad == 5'h01)
123
                    LinkFail <= #Tp ~ShiftReg[1];  // because of shifting
124
                end
125
              else
126
                begin
127
                  if(LatchByte[1])
128
                    Prsd[15:8] <= #Tp {ShiftReg[6:0], Mdi};
129
                end
130
            end
131
        end
132
    end
133
end
134
 
135
 
136
assign ShiftedBit = ShiftReg[7];
137
 
138
 
139
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.