OpenCores
URL https://opencores.org/ocsvn/fpga/fpga/trunk

Subversion Repositories fpga

[/] [fpga/] [web_uploads/] [pwm12_8s.v] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 root
 
2
module pwm12_8s ( pwmOut, dataIn, selectCR, write, reset, pwmClk, syncIn );
3
input  [31:0] dataIn;
4
input  [7:0] syncIn;
5
input  selectCR, write, reset, pwmClk;
6
output pwmOut;
7
    wire \clkCount[5] , \timerHighData[1] , \randomData[6] ,
8
        \timerHighData[8] , \timerHighData[5] , \clkCount[1] , \syncSource[2] ,
9
        load4PDM, \randomData[9] , \clkCount[3] , \timerHighData[7] ,
10
        \syncSource[0] , \shadowclkPreScale[0] , \clkPreScale[1] , preScaleClk,
11
        pwModeOut, syncPolarity, pdmLess, \counter12[11] , \timerHighData[3] ,
12
        \timerLowData[6] , \timerLowData[10] , \counter12[3] ,
13
        \timerLowData[2] , \clkCount200[3] , \randomData[11] , \counter12[7] ,
14
        \State[0] , \State[2] , \shadowSyncSource[1] , \timerLowData[9] ,
15
        \counter12[5] , \clkCount200[1] , \timerLowData[0] , extSync, loadHigh,
16
        \mode[0] , shadowSyncPolarity, \counter12[1] , \timerHighData[11] ,
17
        \counter12[8] , \timerLowData[4] , \clkCount200[5] ,
18
        \timerHighData[10] , \counter12[0] , \counter12[9] , \clkCount200[4] ,
19
        \timerLowData[5] , \shadowSyncSource[0] , \timerLowData[8] ,
20
        \counter12[4] , \timerLowData[1] , \clkCount200[0] , pdModeOut,
21
        \mode[1] , \timerLowData[3] , \randomData[10] , \clkCount200[2] ,
22
        \shadowSyncSource[2] , \counter12[6] , \State[1] , \timerLowData[7] ,
23
        \timerLowData[11] , \counter12[2] , \clkPreScale[0] , shift,
24
        extSyncRst, \counter12[10] , \timerHighData[2] , \randomData[8] ,
25
        writeCR, \syncSource[1] , \timerHighData[6] , \clkCount[2] , loadLow,
26
        \shadowclkPreScale[1] , syncPulse, \clkCount[0] , \timerHighData[4] ,
27
        \timerHighData[0] , \clkCount[4] , \randomData[7] , \timerHighData[9] ,
28
        n618, n619, n702, n703, n704, n705, n706, n707, n708, n709, n710, n711,
29
        n712, n713, n714, n715, n716, n717, n718, n719, n720, n721, n722, n723,
30
        n724, n725, n726, n727, n728, n729, n730, n731, n732, n733, n734, n735,
31
        n736, n737, n738, n739, n740, n741, n742, n743, n744, n745, n746, n747,
32
        n748, n749, n750, n751, n752, n753, n754, n755, n756, n757, n758, n759,
33
        n760, n761, n762, n763, n764, n765, n766, n767, n768, n769, n770, n771,
34
        n772, n773, n774, n775, n776, n777, n778, n779, n780, n781, n782, n783,
35
        n784, n785, n786, n787, n788, n789, n790, n791, n792, n793, n794, n795,
36
        n796, n797, n798, n799, n800, n801, n802, n803, n804, n805, n806, n807,
37
        n808, n809, n810, n811, n812, n813, n814, n815, n816, n817, n818, n819,
38
        n820, n821, n822, n823, n824, n825, n826, n827, n828, n829, n830, n831,
39
        n832, n833, n834, n835, n836, n837, n838, n839, n840, n841, n842, n843,
40
        n844, n845, n846, n847, n848, n849, n850, n851, n852, n853, n854, n855,
41
        n856, n857, n858, n859, n860, n861, n862, n863, n864, n865, n866, n867,
42
        n868, n869, n870, n871, n872, n873, n874, n875, n876, n877, n878, n879,
43
        n880, n881, n882, n883, n884, n885, n886, n887, n888, n889, n890, n891,
44
        n892, n893, n894, n895, n896, n897, n898, n899, n900, n901, n902, n903,
45
        n904, n905, n906, n907, n908, n909, n910, n911, n912, n913, n914, n915,
46
        n916, n917, n918, n919, n920, n921, n922, n923, n924, n925, n926, n927,
47
        n928, n929, n930, n931, n932, n933, n934, n935, n936, n937, n938, n939,
48
        n940, n941, n942, n943, n944, n945, n946, n947, n948, n949, n950, n951,
49
        n952, n953, n954, n955, n956, n957, n958, n959, n960, n961, n962, n963,
50
        n964, n965, n966, n967, n968, n969, n970, n971, n972, n973, n974, n975,
51
        n976, n977, n978, n979, n980, n981, n982, n983, n984, n985, n986, n987,
52
        n988, n989, n990, n991, n992, n993, n994, n995, n996, n997, n998, n999,
53
        n1000, n1001, n1002, n1003, n1004, n1005;
54
    GTECH_ZERO U321 ( .Z(n1005) );
55
    assign n619 = ~pwmClk;
56
    assign n702 = ~n703;
57
    assign n1004 = (~n704 & ~n705 & ~n706);
58
    assign n1003 = ~n707;
59
    assign n1002 = ~n708;
60
    assign n1001 = (~n709 & ~n710);
61
    assign n1000 = ~shift;
62
    assign n999 = (~n711 & ~n712);
63
    assign n998 = (~\State[2]  & ~n713 & ~n714);
64
    assign n997 = ~n715;
65
    assign n996 = ~n716;
66
    assign n995 = ~n717;
67
    assign n994 = ~n718;
68
    assign n993 = ~n719;
69
    assign n992 = ~n720;
70
    assign n991 = ~n721;
71
    assign n990 = ~n722;
72
    assign n989 = ~n723;
73
    assign n988 = ~n724;
74
    assign n987 = ~n725;
75
    assign n986 = ~n726;
76
    assign n985 = ~n727;
77
    assign n984 = ~n728;
78
    assign n983 = ~n729;
79
    assign extSyncRst = ~n730;
80
    assign writeCR = (~n731 & ~n732);
81
    assign pwmOut = ~n733;
82
    assign n734 = ~n735;
83
    assign n736 = ~n737;
84
    assign n738 = ~n739;
85
    assign n740 = ~n741;
86
    assign n742 = (~n1000 & ~n703);
87
    assign n713 = ~n743;
88
    assign n744 = ~n745;
89
    assign n746 = (~n702 & ~n1000);
90
    assign n747 = (~n748 & ~n749);
91
    assign n750 = ~n751;
92
    assign n752 = ~n753;
93
    assign n754 = ~n755;
94
    assign n756 = ~n757;
95
    assign n758 = ~n759;
96
    assign n760 = (~n743 & ~n761 & ~n709);
97
    assign n762 = ~n763;
98
    assign n764 = (~n765 & ~n749);
99
    assign n766 = (~n767 & ~n749);
100
    assign n768 = (~\State[1]  & ~n769 & ~n770);
101
    assign n771 = (~\State[0]  & ~\mode[1]  & ~n772);
102
    assign n773 = (~\State[1]  & ~n774);
103
    assign n775 = (~\State[0]  & ~n776);
104
    assign n777 = (~\counter12[10]  & ~n750 & ~n778);
105
    assign n731 = ~write;
106
    assign n732 = ~selectCR;
107
    assign n779 = ~\counter12[2] ;
108
    assign n780 = ~\counter12[9] ;
109
    assign n781 = ~\counter12[8] ;
110
    assign n782 = ~\counter12[3] ;
111
    assign n783 = ~\counter12[7] ;
112
    assign n784 = ~\counter12[4] ;
113
    assign n785 = ~\counter12[6] ;
114
    assign n786 = ~\counter12[5] ;
115
    assign n787 = ~\counter12[0] ;
116
    assign n788 = ~\counter12[1] ;
117
    assign n789 = ~\counter12[10] ;
118
    assign n733 = (~pdModeOut & ~pwModeOut);
119
    assign n767 = ~loadLow;
120
    assign n765 = ~loadHigh;
121
    assign n748 = ~load4PDM;
122
    assign n703 = (~loadLow & ~loadHigh & ~load4PDM);
123
    assign n749 = ~n742;
124
    assign n737 = (~\counter12[1]  & ~\counter12[2]  & ~\counter12[0] );
125
    assign n735 = (~n736 & ~\counter12[4]  & ~\counter12[3] );
126
    assign n741 = (~n734 & ~\counter12[5]  & ~\counter12[6] );
127
    assign n739 = (~n740 & ~\counter12[7]  & ~\counter12[8] );
128
    assign n751 = (~n738 & ~\counter12[9] );
129
    assign n790 = (~n750 & ~\counter12[10] );
130
    assign n778 = ~n746;
131
    assign n791 = (~n790 & ~n778);
132
    assign n792 = (~n791 & ~n1000);
133
    assign n793 = ~n766;
134
    assign n794 = ~\timerLowData[11] ;
135
    assign n795 = ~n764;
136
    assign n796 = ~\timerHighData[11] ;
137
    assign n797 = (~n793 & ~n794);
138
    assign n798 = (~n795 & ~n796);
139
    assign n729 = (~n747 & ~n797 & ~n798 & ~n799 & ~n800);
140
    assign n801 = (~n702 & ~n751);
141
    assign n802 = (~n801 & ~n1000);
142
    assign n803 = ~\timerLowData[10] ;
143
    assign n804 = ~\timerHighData[10] ;
144
    assign n805 = (~n789 & ~n802);
145
    assign n806 = (~n793 & ~n803);
146
    assign n807 = (~n795 & ~n804);
147
    assign n728 = (~n805 & ~n806 & ~n807 & ~n777 & ~n747);
148
    assign n808 = (~n702 & ~n739);
149
    assign n809 = (~n808 & ~n1000);
150
    assign n810 = ~\timerLowData[9] ;
151
    assign n811 = ~\timerHighData[9] ;
152
    assign n812 = (~n780 & ~n809);
153
    assign n813 = (~n793 & ~n810);
154
    assign n814 = (~n795 & ~n811);
155
    assign n815 = (~n750 & ~n778);
156
    assign n727 = (~n812 & ~n813 & ~n814 & ~n815 & ~n747);
157
    assign n816 = (~n702 & ~n741);
158
    assign n759 = (~n816 & ~n1000);
159
    assign n817 = (~n702 & ~n783);
160
    assign n818 = (~n817 & ~n758);
161
    assign n819 = ~\timerLowData[8] ;
162
    assign n820 = ~\timerHighData[8] ;
163
    assign n821 = (~n781 & ~n818);
164
    assign n822 = (~n793 & ~n819);
165
    assign n823 = (~n795 & ~n820);
166
    assign n824 = (~n738 & ~n778);
167
    assign n726 = (~n821 & ~n822 & ~n823 & ~n824 & ~n747);
168
    assign n825 = ~\timerLowData[7] ;
169
    assign n826 = ~\timerHighData[7] ;
170
    assign n827 = (~n793 & ~n825);
171
    assign n828 = (~n795 & ~n826);
172
    assign n725 = (~n747 & ~n827 & ~n828 & ~n829 & ~n830);
173
    assign n831 = (~n702 & ~n735);
174
    assign n757 = (~n831 & ~n1000);
175
    assign n832 = (~n702 & ~n786);
176
    assign n833 = (~n832 & ~n756);
177
    assign n834 = ~\timerLowData[6] ;
178
    assign n835 = ~\timerHighData[6] ;
179
    assign n836 = (~n785 & ~n833);
180
    assign n837 = (~n793 & ~n834);
181
    assign n838 = (~n795 & ~n835);
182
    assign n839 = (~n740 & ~n778);
183
    assign n724 = (~n836 & ~n837 & ~n838 & ~n839 & ~n747);
184
    assign n840 = ~\timerLowData[5] ;
185
    assign n841 = ~\timerHighData[5] ;
186
    assign n842 = (~n793 & ~n840);
187
    assign n843 = (~n795 & ~n841);
188
    assign n723 = (~n747 & ~n842 & ~n843 & ~n844 & ~n845);
189
    assign n846 = (~n702 & ~n737);
190
    assign n755 = (~n846 & ~n1000);
191
    assign n847 = (~n702 & ~n782);
192
    assign n848 = (~n847 & ~n754);
193
    assign n849 = ~\timerLowData[4] ;
194
    assign n850 = ~\timerHighData[4] ;
195
    assign n851 = (~n784 & ~n848);
196
    assign n852 = (~n793 & ~n849);
197
    assign n853 = (~n795 & ~n850);
198
    assign n854 = (~n734 & ~n778);
199
    assign n722 = (~n851 & ~n852 & ~n853 & ~n854 & ~n747);
200
    assign n855 = ~\timerLowData[3] ;
201
    assign n856 = ~\timerHighData[3] ;
202
    assign n857 = (~n793 & ~n855);
203
    assign n858 = (~n795 & ~n856);
204
    assign n721 = (~n747 & ~n857 & ~n858 & ~n859 & ~n860);
205
    assign n861 = (~n702 & ~n787);
206
    assign n753 = (~n861 & ~n1000);
207
    assign n862 = (~n702 & ~n788);
208
    assign n863 = (~n862 & ~n752);
209
    assign n864 = ~\timerLowData[2] ;
210
    assign n865 = ~\timerHighData[2] ;
211
    assign n866 = (~n779 & ~n863);
212
    assign n867 = (~n793 & ~n864);
213
    assign n868 = (~n795 & ~n865);
214
    assign n869 = (~n736 & ~n778);
215
    assign n720 = (~n866 & ~n867 & ~n868 & ~n869 & ~n747);
216
    assign n870 = ~\timerLowData[1] ;
217
    assign n871 = ~\timerHighData[1] ;
218
    assign n872 = (~n793 & ~n870);
219
    assign n873 = (~n795 & ~n871);
220
    assign n719 = (~n747 & ~n872 & ~n873 & ~n874 & ~n875);
221
    assign n876 = ~\timerLowData[0] ;
222
    assign n877 = ~\timerHighData[0] ;
223
    assign n878 = (~n793 & ~n876);
224
    assign n879 = (~n795 & ~n877);
225
    assign n718 = (~n747 & ~n878 & ~n879 & ~n880 & ~n881);
226
    assign n743 = (~\counter12[11]  & ~\counter12[5]  & ~\counter12[6]  & ~
227
        \counter12[10]  & ~\counter12[1]  & ~\counter12[4]  & ~\counter12[7]
228
         & ~\counter12[3]  & ~\counter12[8]  & ~\counter12[9]  & ~
229
        \counter12[2]  & ~n787);
230
    assign n772 = ~\mode[0] ;
231
    assign n776 = ~\mode[1] ;
232
    assign n769 = ~\State[0] ;
233
    assign n704 = ~\State[2] ;
234
    assign n761 = ~\State[1] ;
235
    assign n882 = (~n761 & ~\State[2] );
236
    assign n709 = ~n775;
237
    assign n883 = (~extSync & ~n776);
238
    assign n884 = (~n883 & ~n885);
239
    assign n886 = (~\State[1]  & ~n884);
240
    assign n887 = (~n886 & ~n760);
241
    assign n711 = ~n771;
242
    assign n888 = (~n704 & ~n887);
243
    assign n717 = (~n888 & ~n889 & ~n890);
244
    assign n770 = (~\mode[0]  & ~\mode[1] );
245
    assign n891 = (~n769 & ~n704);
246
    assign n763 = (~n743 & ~\State[2] );
247
    assign n774 = ~extSync;
248
    assign n892 = (~n773 & ~n704);
249
    assign n714 = ~n768;
250
    assign n893 = (~n743 & ~n761 & ~n770 & ~n891);
251
    assign n894 = (~n772 & ~n709 & ~n892);
252
    assign n895 = (~n763 & ~n714);
253
    assign n716 = (~n893 & ~n894 & ~n895);
254
    assign n896 = (~\State[2]  & ~\State[1] );
255
    assign n745 = (~n896 & ~n773);
256
    assign n897 = (~\State[2]  & ~n713);
257
    assign n710 = (~n897 & ~n744);
258
    assign n898 = (~n762 & ~n769 & ~n770);
259
    assign n707 = (~n898 & ~n1001);
260
    assign n899 = (~\mode[1]  & ~n713 & ~n761);
261
    assign n900 = (~n899 & ~n744);
262
    assign n901 = (~\State[0]  & ~n772 & ~n900);
263
    assign n715 = (~n901 & ~n1003);
264
    assign n902 = (~n713 & ~n761);
265
    assign n712 = (~n902 & ~n744);
266
    assign n903 = (~n773 & ~n763 & ~n904 & ~n905);
267
    assign n906 = (~n761 & ~n711);
268
    assign n907 = (~n770 & ~n903);
269
    assign n708 = (~n906 & ~n907 & ~n760);
270
    assign n908 = (~\State[0]  & ~n761);
271
    assign n705 = (~n908 & ~n768);
272
    assign n706 = ~pdmLess;
273
    assign n730 = (~reset & ~loadHigh);
274
    assign \randomData[9]  = ~n909;
275
    assign \randomData[8]  = ~n910;
276
    assign \randomData[7]  = ~n911;
277
    assign \randomData[6]  = ~n912;
278
    assign \randomData[11]  = ~n913;
279
    assign \randomData[10]  = ~n914;
280
    assign n915 = ~n916;
281
    assign preScaleClk = ~n618;
282
    assign n885 = ~n917;
283
    assign n918 = ~syncIn[0];
284
    assign n919 = ~\syncSource[0] ;
285
    assign n920 = ~syncIn[1];
286
    assign n921 = (~\syncSource[0]  & ~n918);
287
    assign n922 = (~n919 & ~n920);
288
    assign n923 = (~n921 & ~n922);
289
    assign n924 = ~syncIn[2];
290
    assign n925 = ~syncIn[3];
291
    assign n926 = (~\syncSource[0]  & ~n924);
292
    assign n927 = (~n919 & ~n925);
293
    assign n928 = (~n926 & ~n927);
294
    assign n929 = ~\syncSource[1] ;
295
    assign n930 = (~\syncSource[1]  & ~n923);
296
    assign n931 = (~n928 & ~n929);
297
    assign n932 = (~n930 & ~n931);
298
    assign n933 = ~syncIn[4];
299
    assign n934 = ~syncIn[5];
300
    assign n935 = (~\syncSource[0]  & ~n933);
301
    assign n936 = (~n919 & ~n934);
302
    assign n937 = (~n935 & ~n936);
303
    assign n938 = ~syncIn[6];
304
    assign n939 = ~syncIn[7];
305
    assign n940 = (~\syncSource[0]  & ~n938);
306
    assign n941 = (~n919 & ~n939);
307
    assign n942 = (~n940 & ~n941);
308
    assign n943 = (~\syncSource[1]  & ~n937);
309
    assign n944 = (~n929 & ~n942);
310
    assign n945 = (~n943 & ~n944);
311
    assign n946 = ~\syncSource[2] ;
312
    assign n947 = (~\syncSource[2]  & ~n932);
313
    assign n948 = (~n945 & ~n946);
314
    assign n916 = (~n947 & ~n948);
315
    assign n949 = ~syncPolarity;
316
    assign n950 = (~n915 & ~n949);
317
    assign n951 = (~syncPolarity & ~n916);
318
    assign syncPulse = (~n950 & ~n951);
319
    assign n952 = (~\counter12[9]  & ~n779);
320
    assign n953 = (~\counter12[2]  & ~n780);
321
    assign n909 = (~n952 & ~n953);
322
    assign n954 = (~\counter12[3]  & ~n781);
323
    assign n955 = (~\counter12[8]  & ~n782);
324
    assign n910 = (~n954 & ~n955);
325
    assign n956 = (~\counter12[4]  & ~n783);
326
    assign n957 = (~\counter12[7]  & ~n784);
327
    assign n911 = (~n956 & ~n957);
328
    assign n958 = (~\counter12[5]  & ~n785);
329
    assign n959 = (~\counter12[6]  & ~n786);
330
    assign n912 = (~n958 & ~n959);
331
    assign n960 = ~\counter12[11] ;
332
    assign n961 = (~\counter12[11]  & ~n787);
333
    assign n962 = (~\counter12[0]  & ~n960);
334
    assign n913 = (~n961 & ~n962);
335
    assign n963 = (~\counter12[10]  & ~n788);
336
    assign n964 = (~\counter12[1]  & ~n789);
337
    assign n914 = (~n963 & ~n964);
338
    assign n965 = ~\clkCount[0] ;
339
    assign n966 = ~\clkPreScale[0] ;
340
    assign n967 = ~\clkCount[1] ;
341
    assign n968 = (~\clkPreScale[0]  & ~n965);
342
    assign n969 = (~n966 & ~n967);
343
    assign n970 = (~n968 & ~n969);
344
    assign n971 = ~\clkCount[3] ;
345
    assign n972 = ~\clkCount[5] ;
346
    assign n973 = (~\clkPreScale[0]  & ~n971);
347
    assign n974 = (~n966 & ~n972);
348
    assign n975 = (~n973 & ~n974);
349
    assign n976 = ~\clkPreScale[1] ;
350
    assign n977 = (~\clkPreScale[1]  & ~n970);
351
    assign n978 = (~n975 & ~n976);
352
    assign n618 = (~n977 & ~n978);
353
    assign n979 = ~n777;
354
    assign n799 = (~\counter12[11]  & ~n979);
355
    assign n800 = (~n792 & ~n960);
356
    assign n829 = (~\counter12[7]  & ~n740 & ~n778);
357
    assign n830 = (~n783 & ~n759);
358
    assign n844 = (~\counter12[5]  & ~n734 & ~n778);
359
    assign n845 = (~n786 & ~n757);
360
    assign n859 = (~\counter12[3]  & ~n736 & ~n778);
361
    assign n860 = (~n782 & ~n755);
362
    assign n874 = (~\counter12[0]  & ~\counter12[1]  & ~n778);
363
    assign n875 = (~n788 & ~n753);
364
    assign n880 = (~\counter12[0]  & ~n778);
365
    assign n881 = (~shift & ~n787);
366
    assign n980 = (~\mode[1]  & ~n772);
367
    assign n981 = (~n776 & ~n769);
368
    assign n917 = (~n980 & ~n981);
369
    assign n982 = ~n882;
370
    assign n889 = (~n882 & ~n711);
371
    assign n890 = (~n713 & ~n917 & ~n982);
372
    assign n904 = (~\State[2]  & ~\State[0] );
373
    assign n905 = (~\State[1]  & ~n769);
374
    \**FFGEN**  pdModeOut_reg ( .next_state(n1004), .clocked_on(preScaleClk),
375
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
376
        .Q(pdModeOut) );
377
    \**FFGEN**  pwModeOut_reg ( .next_state(n1003), .clocked_on(preScaleClk),
378
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
379
        .Q(pwModeOut) );
380
    \**FFGEN**  shift_reg ( .next_state(n1002), .clocked_on(preScaleClk),
381
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
382
        .Q(shift) );
383
    \**FFGEN**  loadHigh_reg ( .next_state(n1001), .clocked_on(preScaleClk),
384
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
385
        .Q(loadHigh) );
386
    \**FFGEN**  syncPolarity_reg ( .next_state(shadowSyncPolarity),
387
        .clocked_on(loadHigh), .force_00(n1005), .force_01(reset), .force_10(
388
        n1005), .force_11(n1005), .Q(syncPolarity) );
389
    \**FFGEN**  extSync_reg ( .next_state(n1000), .clocked_on(syncPulse),
390
        .force_00(n1005), .force_01(extSyncRst), .force_10(n1005), .force_11(
391
        n1005), .Q(extSync) );
392
    \**FFGEN**  load4PDM_reg ( .next_state(n999), .clocked_on(preScaleClk),
393
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
394
        .Q(load4PDM) );
395
    \**FFGEN**  loadLow_reg ( .next_state(n998), .clocked_on(preScaleClk),
396
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
397
        .Q(loadLow) );
398
    \**FFGEN**  shadowSyncPolarity_reg ( .next_state(dataIn[4]), .clocked_on(
399
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
400
        .force_11(n1005), .Q(shadowSyncPolarity) );
401
    \**FFGEN**  \State_reg[0]  ( .next_state(n997), .clocked_on(preScaleClk),
402
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
403
        .Q(\State[0] ) );
404
    \**FFGEN**  \State_reg[1]  ( .next_state(n996), .clocked_on(preScaleClk),
405
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
406
        .Q(\State[1] ) );
407
    \**FFGEN**  \State_reg[2]  ( .next_state(n995), .clocked_on(preScaleClk),
408
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
409
        .Q(\State[2] ) );
410
    \**FFGEN**  \counter12_reg[0]  ( .next_state(n994), .clocked_on(n618),
411
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
412
        .Q(\counter12[0] ) );
413
    \**FFGEN**  \counter12_reg[1]  ( .next_state(n993), .clocked_on(n618),
414
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
415
        .Q(\counter12[1] ) );
416
    \**FFGEN**  \counter12_reg[2]  ( .next_state(n992), .clocked_on(n618),
417
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
418
        .Q(\counter12[2] ) );
419
    \**FFGEN**  \counter12_reg[3]  ( .next_state(n991), .clocked_on(n618),
420
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
421
        .Q(\counter12[3] ) );
422
    \**FFGEN**  \counter12_reg[4]  ( .next_state(n990), .clocked_on(n618),
423
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
424
        .Q(\counter12[4] ) );
425
    \**FFGEN**  \counter12_reg[5]  ( .next_state(n989), .clocked_on(n618),
426
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
427
        .Q(\counter12[5] ) );
428
    \**FFGEN**  \counter12_reg[6]  ( .next_state(n988), .clocked_on(n618),
429
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
430
        .Q(\counter12[6] ) );
431
    \**FFGEN**  \counter12_reg[7]  ( .next_state(n987), .clocked_on(n618),
432
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
433
        .Q(\counter12[7] ) );
434
    \**FFGEN**  \counter12_reg[8]  ( .next_state(n986), .clocked_on(n618),
435
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
436
        .Q(\counter12[8] ) );
437
    \**FFGEN**  \counter12_reg[9]  ( .next_state(n985), .clocked_on(n618),
438
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
439
        .Q(\counter12[9] ) );
440
    \**FFGEN**  \counter12_reg[10]  ( .next_state(n984), .clocked_on(n618),
441
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
442
        .Q(\counter12[10] ) );
443
    \**FFGEN**  \counter12_reg[11]  ( .next_state(n983), .clocked_on(n618),
444
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
445
        .Q(\counter12[11] ) );
446
    \**FFGEN**  \syncSource_reg[0]  ( .next_state(\shadowSyncSource[0] ),
447
        .clocked_on(loadHigh), .force_00(n1005), .force_01(reset), .force_10(
448
        n1005), .force_11(n1005), .Q(\syncSource[0] ) );
449
    \**FFGEN**  \syncSource_reg[1]  ( .next_state(\shadowSyncSource[1] ),
450
        .clocked_on(loadHigh), .force_00(n1005), .force_01(reset), .force_10(
451
        n1005), .force_11(n1005), .Q(\syncSource[1] ) );
452
    \**FFGEN**  \syncSource_reg[2]  ( .next_state(\shadowSyncSource[2] ),
453
        .clocked_on(loadHigh), .force_00(n1005), .force_01(reset), .force_10(
454
        n1005), .force_11(n1005), .Q(\syncSource[2] ) );
455
    \**FFGEN**  \clkCount_reg[0]  ( .next_state(\clkCount200[0] ),
456
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
457
        n1005), .force_11(n1005), .Q(\clkCount[0] ) );
458
    \**FFGEN**  \clkCount_reg[1]  ( .next_state(\clkCount200[1] ),
459
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
460
        n1005), .force_11(n1005), .Q(\clkCount[1] ) );
461
    \**FFGEN**  \clkCount_reg[2]  ( .next_state(\clkCount200[2] ),
462
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
463
        n1005), .force_11(n1005), .Q(\clkCount[2] ) );
464
    \**FFGEN**  \clkCount_reg[3]  ( .next_state(\clkCount200[3] ),
465
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
466
        n1005), .force_11(n1005), .Q(\clkCount[3] ) );
467
    \**FFGEN**  \clkCount_reg[4]  ( .next_state(\clkCount200[4] ),
468
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
469
        n1005), .force_11(n1005), .Q(\clkCount[4] ) );
470
    \**FFGEN**  \clkCount_reg[5]  ( .next_state(\clkCount200[5] ),
471
        .clocked_on(pwmClk), .force_00(n1005), .force_01(reset), .force_10(
472
        n1005), .force_11(n1005), .Q(\clkCount[5] ) );
473
    \**FFGEN**  \clkPreScale_reg[0]  ( .next_state(\shadowclkPreScale[0] ),
474
        .clocked_on(n619), .force_00(n1005), .force_01(reset), .force_10(n1005
475
        ), .force_11(n1005), .Q(\clkPreScale[0] ) );
476
    \**FFGEN**  \clkPreScale_reg[1]  ( .next_state(\shadowclkPreScale[1] ),
477
        .clocked_on(n619), .force_00(n1005), .force_01(reset), .force_10(n1005
478
        ), .force_11(n1005), .Q(\clkPreScale[1] ) );
479
    \**FFGEN**  \mode_reg[0]  ( .next_state(dataIn[0]), .clocked_on(writeCR),
480
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
481
        .Q(\mode[0] ) );
482
    \**FFGEN**  \mode_reg[1]  ( .next_state(dataIn[1]), .clocked_on(writeCR),
483
        .force_00(n1005), .force_01(reset), .force_10(n1005), .force_11(n1005),
484
        .Q(\mode[1] ) );
485
    \**FFGEN**  \shadowclkPreScale_reg[0]  ( .next_state(dataIn[2]),
486
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
487
        n1005), .force_11(n1005), .Q(\shadowclkPreScale[0] ) );
488
    \**FFGEN**  \shadowclkPreScale_reg[1]  ( .next_state(dataIn[3]),
489
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
490
        n1005), .force_11(n1005), .Q(\shadowclkPreScale[1] ) );
491
    \**FFGEN**  \shadowSyncSource_reg[0]  ( .next_state(dataIn[5]),
492
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
493
        n1005), .force_11(n1005), .Q(\shadowSyncSource[0] ) );
494
    \**FFGEN**  \shadowSyncSource_reg[1]  ( .next_state(dataIn[6]),
495
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
496
        n1005), .force_11(n1005), .Q(\shadowSyncSource[1] ) );
497
    \**FFGEN**  \shadowSyncSource_reg[2]  ( .next_state(dataIn[7]),
498
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
499
        n1005), .force_11(n1005), .Q(\shadowSyncSource[2] ) );
500
    \**FFGEN**  \timerLowData_reg[0]  ( .next_state(dataIn[8]), .clocked_on(
501
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
502
        .force_11(n1005), .Q(\timerLowData[0] ) );
503
    \**FFGEN**  \timerLowData_reg[1]  ( .next_state(dataIn[9]), .clocked_on(
504
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
505
        .force_11(n1005), .Q(\timerLowData[1] ) );
506
    \**FFGEN**  \timerLowData_reg[2]  ( .next_state(dataIn[10]), .clocked_on(
507
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
508
        .force_11(n1005), .Q(\timerLowData[2] ) );
509
    \**FFGEN**  \timerLowData_reg[3]  ( .next_state(dataIn[11]), .clocked_on(
510
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
511
        .force_11(n1005), .Q(\timerLowData[3] ) );
512
    \**FFGEN**  \timerLowData_reg[4]  ( .next_state(dataIn[12]), .clocked_on(
513
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
514
        .force_11(n1005), .Q(\timerLowData[4] ) );
515
    \**FFGEN**  \timerLowData_reg[5]  ( .next_state(dataIn[13]), .clocked_on(
516
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
517
        .force_11(n1005), .Q(\timerLowData[5] ) );
518
    \**FFGEN**  \timerLowData_reg[6]  ( .next_state(dataIn[14]), .clocked_on(
519
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
520
        .force_11(n1005), .Q(\timerLowData[6] ) );
521
    \**FFGEN**  \timerLowData_reg[7]  ( .next_state(dataIn[15]), .clocked_on(
522
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
523
        .force_11(n1005), .Q(\timerLowData[7] ) );
524
    \**FFGEN**  \timerLowData_reg[8]  ( .next_state(dataIn[16]), .clocked_on(
525
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
526
        .force_11(n1005), .Q(\timerLowData[8] ) );
527
    \**FFGEN**  \timerLowData_reg[9]  ( .next_state(dataIn[17]), .clocked_on(
528
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
529
        .force_11(n1005), .Q(\timerLowData[9] ) );
530
    \**FFGEN**  \timerLowData_reg[10]  ( .next_state(dataIn[18]), .clocked_on(
531
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
532
        .force_11(n1005), .Q(\timerLowData[10] ) );
533
    \**FFGEN**  \timerLowData_reg[11]  ( .next_state(dataIn[19]), .clocked_on(
534
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
535
        .force_11(n1005), .Q(\timerLowData[11] ) );
536
    \**FFGEN**  \timerHighData_reg[0]  ( .next_state(dataIn[20]), .clocked_on(
537
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
538
        .force_11(n1005), .Q(\timerHighData[0] ) );
539
    \**FFGEN**  \timerHighData_reg[1]  ( .next_state(dataIn[21]), .clocked_on(
540
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
541
        .force_11(n1005), .Q(\timerHighData[1] ) );
542
    \**FFGEN**  \timerHighData_reg[2]  ( .next_state(dataIn[22]), .clocked_on(
543
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
544
        .force_11(n1005), .Q(\timerHighData[2] ) );
545
    \**FFGEN**  \timerHighData_reg[3]  ( .next_state(dataIn[23]), .clocked_on(
546
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
547
        .force_11(n1005), .Q(\timerHighData[3] ) );
548
    \**FFGEN**  \timerHighData_reg[4]  ( .next_state(dataIn[24]), .clocked_on(
549
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
550
        .force_11(n1005), .Q(\timerHighData[4] ) );
551
    \**FFGEN**  \timerHighData_reg[5]  ( .next_state(dataIn[25]), .clocked_on(
552
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
553
        .force_11(n1005), .Q(\timerHighData[5] ) );
554
    \**FFGEN**  \timerHighData_reg[6]  ( .next_state(dataIn[26]), .clocked_on(
555
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
556
        .force_11(n1005), .Q(\timerHighData[6] ) );
557
    \**FFGEN**  \timerHighData_reg[7]  ( .next_state(dataIn[27]), .clocked_on(
558
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
559
        .force_11(n1005), .Q(\timerHighData[7] ) );
560
    \**FFGEN**  \timerHighData_reg[8]  ( .next_state(dataIn[28]), .clocked_on(
561
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
562
        .force_11(n1005), .Q(\timerHighData[8] ) );
563
    \**FFGEN**  \timerHighData_reg[9]  ( .next_state(dataIn[29]), .clocked_on(
564
        writeCR), .force_00(n1005), .force_01(reset), .force_10(n1005),
565
        .force_11(n1005), .Q(\timerHighData[9] ) );
566
    \**FFGEN**  \timerHighData_reg[10]  ( .next_state(dataIn[30]),
567
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
568
        n1005), .force_11(n1005), .Q(\timerHighData[10] ) );
569
    \**FFGEN**  \timerHighData_reg[11]  ( .next_state(dataIn[31]),
570
        .clocked_on(writeCR), .force_00(n1005), .force_01(reset), .force_10(
571
        n1005), .force_11(n1005), .Q(\timerHighData[11] ) );
572
    pwm12_8s_DW01_incdec_6_0 add_99 ( .A({\clkCount[5] , \clkCount[4] ,
573
        \clkCount[3] , \clkCount[2] , \clkCount[1] , \clkCount[0] }),
574
        .INC_DEC(n1005), .SUM({\clkCount200[5] , \clkCount200[4] ,
575
        \clkCount200[3] , \clkCount200[2] , \clkCount200[1] , \clkCount200[0]
576
        }) );
577
    pwm12_8s_DW01_cmp2_12_0 lte_190 ( .A({\timerHighData[11] ,
578
        \timerHighData[10] , \timerHighData[9] , \timerHighData[8] ,
579
        \timerHighData[7] , \timerHighData[6] , \timerHighData[5] ,
580
        \timerHighData[4] , \timerHighData[3] , \timerHighData[2] ,
581
        \timerHighData[1] , \timerHighData[0] }), .B({\randomData[11] ,
582
        \randomData[10] , \randomData[9] , \randomData[8] , \randomData[7] ,
583
        \randomData[6] , \counter12[5] , \counter12[4] , \counter12[3] ,
584
        \counter12[2] , \counter12[1] , \counter12[0] }), .LEQ(n1005), .TC(
585
        n1005), .GE_GT(pdmLess) );
586
endmodule
587
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.