OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [trunk/] [syn/] [bin/] [top_gpio.scr] - Blame information for rev 65

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 lampret
/*
2
 * User defines for synthesizing GPIO IP core
3
 *
4
 */
5
TOPLEVEL = gpio
6
include select_tech.inc
7
CLK = clk_i
8
ECLK = gpio_eclk
9
RST = rst_i
10
CLK_PERIOD = 5          /* 200 MHz */
11
MAX_AREA = 0            /* Push hard */
12
DO_UNGROUP = yes        /* yes, no */
13
DO_VERIFY = yes         /* yes, no */
14
 
15
/* Starting timestamp */
16
sh date
17
 
18
/* Set some basic variables related to environment */
19
include set_env.inc
20
STAGE = final
21
 
22
/* Load libraries */
23
include tech_ + TECH + .inc
24
 
25
/* Load HDL source files */
26
include read_design.inc         > LOG_PATH + read_design_ + TOPLEVEL + .log
27
 
28
/* Set design top */
29
current_design TOPLEVEL
30
 
31
/* Link all blocks and uniquify them */
32
link
33
uniquify
34
check_design                    > LOG_PATH + check_design_ + TOPLEVEL + .log
35
 
36
/* Apply constraints */
37
if (TECH == "vs_umc18") {
38
        include cons_vs_umc18.inc
39
} else if (TECH == "art_umc18") {
40
        include cons_art_umc18.inc
41
} else {
42
        echo "Error: Unsupported technology"
43
        exit
44
}
45
 
46
/* Lets do basic synthesis */
47
if (DO_UNGROUP == "yes") {
48
        ungroup -all
49
}
50
compile -boundary_optimization -map_effort low
51
 
52
/* Dump gate-level from incremental synthesis */
53
include save_design.inc
54
 
55
/* Generate reports for incremental synthesis */
56
include reports.inc
57
 
58
/* Verify design */
59
if (DO_VERIFY == "yes") {
60
        compile -no_map -verify         > LOG_PATH + verify_ + TOPLEVEL + .log
61
}
62
 
63
/* Finish */
64
sh date
65
exit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.