OpenCores
URL https://opencores.org/ocsvn/mesi_isc/mesi_isc/trunk

Subversion Repositories mesi_isc

[/] [mesi_isc/] [trunk/] [syn/] [mesi_isc.map.smsg] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 yaira
Warning (10268): Verilog HDL information at mesi_isc_breq_fifos_cntl.v(294): always construct contains both blocking and non-blocking assignments

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.