OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [backend/] [altera_3c25_board/] [board.h] - Blame information for rev 147

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 93 javieralso
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#define MC_ENABLED      0
5
 
6
#define IC_ENABLE       0
7
#define IC_SIZE         8192
8
#define DC_ENABLE       0
9
#define DC_SIZE         8192
10
 
11
 
12
#define IN_CLK          25000000
13
 
14
 
15
#define STACK_SIZE      0x01000
16
 
17
#define UART_BAUD_RATE  115200
18
 
19
#define UART_BASE       0x90000000
20
#define UART_IRQ        2
21
#define ETH_BASE        0x92000000
22
#define ETH_IRQ         4
23
#define I2C_BASE        0x9D000000
24
#define I2C_IRQ         3
25
#define CAN_BASE        0x94000000
26
#define CAN_IRQ         5
27
 
28
#define MC_BASE_ADDR    0x60000000
29
#define SPI_BASE        0xa0000000
30
 
31
#define ETH_DATA_BASE   0xa8000000 /*  Address for ETH_DATA */
32
 
33
#define ETH_MACADDR0    0x00
34
#define ETH_MACADDR1    0x12
35
#define ETH_MACADDR2    0x34
36
#define ETH_MACADDR3    0x56
37
#define ETH_MACADDR4    0x78
38
#define ETH_MACADDR5    0x9a
39
 
40
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.