OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [backend/] [std/] [minsoc_defines.v] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rfajardo
//
2
// Define FPGA manufacturer
3
//
4
//`define GENERIC_FPGA
5 56 javieralso
`define ALTERA_FPGA
6
//`define XILINX_FPGA
7 2 rfajardo
 
8
// 
9
// Define FPGA Model (comment all out for ALTERA)
10
//
11
//`define SPARTAN2
12
//`define SPARTAN3
13
//`define SPARTAN3E
14 56 javieralso
//`define SPARTAN3A
15 2 rfajardo
//`define VIRTEX
16
//`define VIRTEX2
17
//`define VIRTEX4
18
//`define VIRTEX5
19
 
20 56 javieralso
//
21
// Define Altera FPGA Family (comment all out for XILINX)
22
//`define ARRIA_GX
23
//`define ARRIA_II_GX
24
//`define CYCLONE_I
25
//`define CYCLONE_II
26
`define CYCLONE_III
27
//`define CYCLONE_III_LS
28
//`define CYCLONE_IV_E
29
//`define CYCLONE_IV_GS
30
//`define MAX_II
31
//`define MAX_V
32
//`define MAX3000A
33
//`define MAX7000AE
34
//`define MAX7000B
35
//`define MAX7000S
36
//`define STRATIX
37
//`define STRATIX_II
38
//`define STRATIX_II_GX
39
//`define STRATIX_III
40 2 rfajardo
 
41
//
42
// Memory
43
//
44
`define MEMORY_ADR_WIDTH   13   //MEMORY_ADR_WIDTH IS NOT ALLOWED TO BE LESS THAN 12, memory is composed by blocks of address width 11
45
                                                                //Address width of memory -> select memory depth, 2 powers MEMORY_ADR_WIDTH defines the memory depth 
46
                                                                //the memory data width is 32 bit, memory amount in Bytes = 4*memory depth
47
 
48
//
49 7 rfajardo
// Memory type  (uncomment something if ASIC or generic memory)
50 2 rfajardo
//
51
//`define GENERIC_MEMORY
52
//`define AVANT_ATP
53
//`define VIRAGE_SSP
54
//`define VIRTUALSILICON_SSP
55
 
56
 
57
//
58
// TAP selection
59
//
60
//`define GENERIC_TAP
61
`define FPGA_TAP
62
 
63
//
64
// Clock Division selection
65
//
66
//`define NO_CLOCK_DIVISION
67
//`define GENERIC_CLOCK_DIVISION
68 52 javieralso
`define FPGA_CLOCK_DIVISION             // Altera ALTPLL is yet implemented in Verilog and will be used with this option
69 56 javieralso
                                        // Note that only CYCLONE_III family has been tested.
70 2 rfajardo
 
71
//
72
// Define division
73
//
74 56 javieralso
`define CLOCK_DIVISOR 1         //in case of GENERIC_CLOCK_DIVISION the real value will be rounded down to an even value
75 52 javieralso
                                //in FPGA case, check minsoc_clock_manager for allowed divisors
76
                                //DO NOT USE CLOCK_DIVISOR = 1 COMMENT THE CLOCK DIVISION SELECTION INSTEAD
77 2 rfajardo
 
78
//
79 7 rfajardo
// Reset polarity
80
//
81 56 javieralso
`define NEGATIVE_RESET      //rstn
82
//`define POSITIVE_RESET      //rst
83 7 rfajardo
 
84
//
85 2 rfajardo
// Start-up circuit (only necessary later to load firmware automatically from SPI memory)
86
//
87
//`define START_UP
88
 
89
//
90
// Connected modules
91
//
92
`define UART
93
//`define ETHERNET
94
 
95
//
96
// Ethernet reset
97
//
98
//`define ETH_RESET     1'b0
99
`define ETH_RESET       1'b1
100
 
101
//
102
// Interrupts
103
//
104
`define APP_INT_RES1    1:0
105
`define APP_INT_UART    2
106
`define APP_INT_RES2    3
107
`define APP_INT_ETH     4
108
`define APP_INT_PS2     5
109
`define APP_INT_RES3    19:6
110
 
111
//
112
// Address map
113
//
114
`define APP_ADDR_DEC_W  8
115
`define APP_ADDR_SRAM   `APP_ADDR_DEC_W'h00
116
`define APP_ADDR_FLASH  `APP_ADDR_DEC_W'h04
117
`define APP_ADDR_DECP_W  4
118
`define APP_ADDR_PERIP  `APP_ADDR_DECP_W'h9
119
`define APP_ADDR_SPI    `APP_ADDR_DEC_W'h97
120
`define APP_ADDR_ETH    `APP_ADDR_DEC_W'h92
121
`define APP_ADDR_AUDIO  `APP_ADDR_DEC_W'h9d
122
`define APP_ADDR_UART   `APP_ADDR_DEC_W'h90
123
`define APP_ADDR_PS2    `APP_ADDR_DEC_W'h94
124
`define APP_ADDR_RES1   `APP_ADDR_DEC_W'h9e
125
`define APP_ADDR_RES2   `APP_ADDR_DEC_W'h9f
126
 
127
//
128
// Set-up GENERIC_TAP, GENERIC_MEMORY if GENERIC_FPGA was chosen
129
// and GENERIC_CLOCK_DIVISION if NO_CLOCK_DIVISION was not set
130
//
131
`ifdef GENERIC_FPGA
132
        `define GENERIC_TAP
133
        `define GENERIC_MEMORY
134
        `ifndef NO_CLOCK_DIVISION
135
                `define GENERIC_CLOCK_DIVISION
136
        `endif
137
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.