OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] [backend/] [std/] [minsoc_defines.v] - Blame information for rev 57

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rfajardo
//
2
// Define FPGA manufacturer
3
//
4
//`define GENERIC_FPGA
5 57 rfajardo
//`define ALTERA_FPGA
6
`define XILINX_FPGA
7 2 rfajardo
 
8
// 
9 57 rfajardo
// Define Xilinx FPGA family
10 2 rfajardo
//
11 57 rfajardo
`ifdef XILINX_FPGA
12 2 rfajardo
//`define SPARTAN2
13
//`define SPARTAN3
14
//`define SPARTAN3E
15 57 rfajardo
`define SPARTAN3A
16 2 rfajardo
//`define VIRTEX
17
//`define VIRTEX2
18
//`define VIRTEX4
19
//`define VIRTEX5
20
 
21 56 javieralso
//
22 57 rfajardo
// Define Altera FPGA family
23
//
24
`elsif ALTERA_FPGA
25 56 javieralso
//`define ARRIA_GX
26
//`define ARRIA_II_GX
27
//`define CYCLONE_I
28
//`define CYCLONE_II
29
`define CYCLONE_III
30
//`define CYCLONE_III_LS
31
//`define CYCLONE_IV_E
32
//`define CYCLONE_IV_GS
33
//`define MAX_II
34
//`define MAX_V
35
//`define MAX3000A
36
//`define MAX7000AE
37
//`define MAX7000B
38
//`define MAX7000S
39
//`define STRATIX
40
//`define STRATIX_II
41
//`define STRATIX_II_GX
42
//`define STRATIX_III
43 57 rfajardo
`endif
44 2 rfajardo
 
45
//
46
// Memory
47
//
48
`define MEMORY_ADR_WIDTH   13   //MEMORY_ADR_WIDTH IS NOT ALLOWED TO BE LESS THAN 12, memory is composed by blocks of address width 11
49
                                                                //Address width of memory -> select memory depth, 2 powers MEMORY_ADR_WIDTH defines the memory depth 
50
                                                                //the memory data width is 32 bit, memory amount in Bytes = 4*memory depth
51
 
52
//
53 7 rfajardo
// Memory type  (uncomment something if ASIC or generic memory)
54 2 rfajardo
//
55
//`define GENERIC_MEMORY
56
//`define AVANT_ATP
57
//`define VIRAGE_SSP
58
//`define VIRTUALSILICON_SSP
59
 
60
 
61
//
62
// TAP selection
63
//
64
//`define GENERIC_TAP
65
`define FPGA_TAP
66
 
67
//
68
// Clock Division selection
69
//
70
//`define NO_CLOCK_DIVISION
71
//`define GENERIC_CLOCK_DIVISION
72 57 rfajardo
`define FPGA_CLOCK_DIVISION             // For Altera ALTPLL, only CYCLONE_III family has been tested.
73 2 rfajardo
 
74
//
75
// Define division
76
//
77 57 rfajardo
`define CLOCK_DIVISOR 5         //in case of GENERIC_CLOCK_DIVISION the real value will be rounded down to an even value
78 52 javieralso
                                //in FPGA case, check minsoc_clock_manager for allowed divisors
79
                                //DO NOT USE CLOCK_DIVISOR = 1 COMMENT THE CLOCK DIVISION SELECTION INSTEAD
80 2 rfajardo
 
81
//
82 7 rfajardo
// Reset polarity
83
//
84 56 javieralso
`define NEGATIVE_RESET      //rstn
85
//`define POSITIVE_RESET      //rst
86 7 rfajardo
 
87
//
88 2 rfajardo
// Start-up circuit (only necessary later to load firmware automatically from SPI memory)
89
//
90
//`define START_UP
91
 
92
//
93
// Connected modules
94
//
95
`define UART
96
//`define ETHERNET
97
 
98
//
99
// Ethernet reset
100
//
101
//`define ETH_RESET     1'b0
102
`define ETH_RESET       1'b1
103
 
104
//
105
// Interrupts
106
//
107
`define APP_INT_RES1    1:0
108
`define APP_INT_UART    2
109
`define APP_INT_RES2    3
110
`define APP_INT_ETH     4
111
`define APP_INT_PS2     5
112
`define APP_INT_RES3    19:6
113
 
114
//
115
// Address map
116
//
117
`define APP_ADDR_DEC_W  8
118
`define APP_ADDR_SRAM   `APP_ADDR_DEC_W'h00
119
`define APP_ADDR_FLASH  `APP_ADDR_DEC_W'h04
120
`define APP_ADDR_DECP_W  4
121
`define APP_ADDR_PERIP  `APP_ADDR_DECP_W'h9
122
`define APP_ADDR_SPI    `APP_ADDR_DEC_W'h97
123
`define APP_ADDR_ETH    `APP_ADDR_DEC_W'h92
124
`define APP_ADDR_AUDIO  `APP_ADDR_DEC_W'h9d
125
`define APP_ADDR_UART   `APP_ADDR_DEC_W'h90
126
`define APP_ADDR_PS2    `APP_ADDR_DEC_W'h94
127
`define APP_ADDR_RES1   `APP_ADDR_DEC_W'h9e
128
`define APP_ADDR_RES2   `APP_ADDR_DEC_W'h9f
129
 
130
//
131
// Set-up GENERIC_TAP, GENERIC_MEMORY if GENERIC_FPGA was chosen
132
// and GENERIC_CLOCK_DIVISION if NO_CLOCK_DIVISION was not set
133
//
134
`ifdef GENERIC_FPGA
135
        `define GENERIC_TAP
136
        `define GENERIC_MEMORY
137
        `ifndef NO_CLOCK_DIVISION
138
                `define GENERIC_CLOCK_DIVISION
139
        `endif
140
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.