OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [utils/] [contributions/] [initialized_onchip_ram/] [minsoc_onchip_ram_top_xilinx.v] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 rfajardo
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////             Generic Wishbone controller for                  ////
4
////              Single-Port Synchronous RAM                     ////
5
////                                                              ////
6
////  This file is part of memory library available from          ////
7
////  http://www.opencores.org/cvsweb.shtml/minsoc/               ////
8
////                                                              ////
9
////  Description                                                 ////
10
////  This Wishbone controller connects to the wrapper of         ////
11
////  the single-port synchronous memory interface.               ////
12
////  Besides universal memory due to onchip_ram it provides a    ////
13
////  generic way to set the depth of the memory.                 ////
14
////                                                              ////
15
////  To Do:                                                      ////
16
////                                                              ////
17
////  Author(s):                                                  ////
18
////      - Raul Fajardo, rfajardo@gmail.com                      ////
19
////                                                              ////
20
//////////////////////////////////////////////////////////////////////
21
////                                                              ////
22
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
23
////                                                              ////
24
//// This source file may be used and distributed without         ////
25
//// restriction provided that this copyright statement is not    ////
26
//// removed from the file and that any derivative work contains  ////
27
//// the original copyright notice and the associated disclaimer. ////
28
////                                                              ////
29
//// This source file is free software; you can redistribute it   ////
30
//// and/or modify it under the terms of the GNU Lesser General   ////
31
//// Public License as published by the Free Software Foundation; ////
32
//// either version 2.1 of the License, or (at your option) any   ////
33
//// later version.                                               ////
34
////                                                              ////
35
//// This source is distributed in the hope that it will be       ////
36
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
37
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
38
//// PURPOSE.  See the GNU Lesser General Public License for more ////
39
//// details.                                                     ////
40
////                                                              ////
41
//// You should have received a copy of the GNU Lesser General    ////
42
//// Public License along with this source; if not, download it   ////
43
//// from http://www.gnu.org/licenses/lgpl.html                   ////
44
////                                                              ////
45
//////////////////////////////////////////////////////////////////////
46
//
47
// Revision History
48
//
49
// Revision 1.1 2009/10/02 16:49      fajardo
50
// Not using the oe signal (output enable) from 
51
// memories, instead multiplexing the outputs
52
// between the different instantiated blocks
53
//
54
//
55
// Revision 1.0 2009/08/18 15:15:00   fajardo
56
// Created interface and tested
57
//
58
`include "minsoc_defines.v"
59
 
60
module minsoc_onchip_ram_top (
61
  wb_clk_i, wb_rst_i,
62
 
63
  wb_dat_i, wb_dat_o, wb_adr_i, wb_sel_i, wb_we_i, wb_cyc_i,
64
  wb_stb_i, wb_ack_o, wb_err_o
65
);
66
 
67
// 
68
// Parameters 
69
//
70
parameter    adr_width = 13;            //Memory address width, is composed by blocks of aw_int, is not allowed to be less than 12
71
localparam    aw_int = 11;              //11 = 2048
72
localparam    blocks = (1<<(adr_width-aw_int)); //generated memory contains "blocks" memory blocks of 2048x32 2048 depth x32 bit data
73
 
74
// 
75
// I/O Ports 
76
// 
77
input      wb_clk_i;
78
input      wb_rst_i;
79
 
80
// 
81
// WB slave i/f 
82
// 
83
input  [31:0]   wb_dat_i;
84
output [31:0]   wb_dat_o;
85
input  [31:0]   wb_adr_i;
86
input  [3:0]    wb_sel_i;
87
input      wb_we_i;
88
input      wb_cyc_i;
89
input      wb_stb_i;
90
output     wb_ack_o;
91
output     wb_err_o;
92
 
93
// 
94
// Internal regs and wires 
95
// 
96
wire    we;
97
wire [3:0]  be_i;
98
wire [31:0]  wb_dat_o;
99
reg    ack_we;
100
reg    ack_re;
101
// 
102
// Aliases and simple assignments 
103
// 
104
assign wb_ack_o = ack_re | ack_we;
105
assign wb_err_o = wb_cyc_i & wb_stb_i & (|wb_adr_i[23:adr_width+2]);  // If Access to > (8-bit leading prefix ignored) 
106
assign we = wb_cyc_i & wb_stb_i & wb_we_i & (|wb_sel_i[3:0]);
107
assign be_i = (wb_cyc_i & wb_stb_i) * wb_sel_i;
108
 
109
// 
110
// Write acknowledge 
111
// 
112
always @ (negedge wb_clk_i or posedge wb_rst_i)
113
begin
114
if (wb_rst_i)
115
    ack_we <= 1'b0;
116
  else
117
  if (wb_cyc_i & wb_stb_i & wb_we_i & ~ack_we)
118
    ack_we <= #1 1'b1;
119
  else
120
    ack_we <= #1 1'b0;
121
end
122
 
123
// 
124
// read acknowledge 
125
// 
126
always @ (posedge wb_clk_i or posedge wb_rst_i)
127
begin
128
  if (wb_rst_i)
129
    ack_re <= 1'b0;
130
  else
131
  if (wb_cyc_i & wb_stb_i & ~wb_err_o & ~wb_we_i & ~ack_re)
132
    ack_re <= #1 1'b1;
133
  else
134
    ack_re <= #1 1'b0;
135
end
136
 
137
//Generic (multiple inputs x 1 output) MUX
138
localparam mux_in_nr = blocks;
139
localparam slices = adr_width-aw_int;
140
localparam mux_out_nr = blocks-1;
141
 
142
wire [31:0] int_dat_o[0:mux_in_nr-1];
143
wire [31:0] mux_out[0:mux_out_nr-1];
144
 
145
generate
146
genvar j, k;
147
        for (j=0; j<slices; j=j+1) begin : SLICES
148
                for (k=0; k<(mux_in_nr>>(j+1)); k=k+1) begin : MUX
149
                        if (j==0) begin
150
                                mux21 #
151
                (
152
                    .dw(32)
153
                )
154
                mux_int(
155
                    .sel( wb_adr_i[aw_int+2+j] ),
156
                    .in1( int_dat_o[k*2] ),
157
                                    .in2( int_dat_o[k*2+1] ),
158
                    .out( mux_out[k] )
159
                );
160
                        end
161
                        else begin
162
                                mux21 #
163
                (
164
                    .dw(32)
165
                )
166
                mux_int(
167
                    .sel( wb_adr_i[aw_int+2+j] ),
168
                                    .in1( mux_out[(mux_in_nr-(mux_in_nr>>(j-1)))+k*2] ),
169
                                    .in2( mux_out[(mux_in_nr-(mux_in_nr>>(j-1)))+k*2+1] ),
170
                                    .out( mux_out[(mux_in_nr-(mux_in_nr>>j))+k] )
171
                );
172
                        end
173
                end
174
        end
175
endgenerate
176
 
177
//last output = total output
178
assign wb_dat_o = mux_out[mux_out_nr-1];
179
 
180
//(mux_in_nr-(mux_in_nr>>j)): 
181
//-Given sum of 2^i | i = x -> y series can be resumed to 2^(y+1)-2^x
182
//so, with this expression I'm evaluating how many times the internal loop has been run
183
 
184
wire [blocks-1:0] bank;
185
 
186
generate
187
genvar i;
188
    for (i=0; i < blocks; i=i+1) begin : MEM
189
 
190
        assign bank[i] = wb_adr_i[adr_width+1:aw_int+2] == i;
191
 
192
        //BANK0
193
/*        minsoc_onchip_ram block_ram_0 (
194
            .clk(wb_clk_i),
195
            .rst(wb_rst_i),
196
            .addr(wb_adr_i[aw_int+1:2]),
197
            .di(wb_dat_i[7:0]),
198
            .doq(int_dat_o[i][7:0]),
199
            .we(we & bank[i]),
200
            .oe(1'b1),
201
            .ce(be_i[0])
202
        );
203
*/
204
                  RAMB16_S9 block_ram_0(
205
                                .CLK(wb_clk_i),
206
                                .SSR(wb_rst_i),
207
                                .ADDR(wb_adr_i[aw_int+1:2]),
208
                                .DI(wb_dat_i[7:0]),
209
                                .DIP(1'b0),
210
                                .EN(be_i[0]),
211
                                .WE(we & bank[i]),
212
                                .DO(int_dat_o[i][7:0]),
213
                                .DOP()
214
                        );
215
 
216
/*
217
        minsoc_onchip_ram block_ram_1 (
218
            .clk(wb_clk_i),
219
            .rst(wb_rst_i),
220
            .addr(wb_adr_i[aw_int+1:2]),
221
            .di(wb_dat_i[15:8]),
222
            .doq(int_dat_o[i][15:8]),
223
            .we(we & bank[i]),
224
            .oe(1'b1),
225
            .ce(be_i[1])
226
        );
227
*/
228
                  RAMB16_S9 block_ram_1(
229
                                .CLK(wb_clk_i),
230
                                .SSR(wb_rst_i),
231
                                .ADDR(wb_adr_i[aw_int+1:2]),
232
                                .DI(wb_dat_i[15:8]),
233
                                .DIP(1'b0),
234
                                .EN(be_i[1]),
235
                                .WE(we & bank[i]),
236
                                .DO(int_dat_o[i][15:8]),
237
                                .DOP()
238
                        );
239
/*
240
        minsoc_onchip_ram block_ram_2 (
241
            .clk(wb_clk_i),
242
            .rst(wb_rst_i),
243
            .addr(wb_adr_i[aw_int+1:2]),
244
            .di(wb_dat_i[23:16]),
245
            .doq(int_dat_o[i][23:16]),
246
            .we(we & bank[i]),
247
            .oe(1'b1),
248
            .ce(be_i[2])
249
        );
250
*/
251
                  RAMB16_S9 block_ram_2(
252
                                .CLK(wb_clk_i),
253
                                .SSR(wb_rst_i),
254
                                .ADDR(wb_adr_i[aw_int+1:2]),
255
                                .DI(wb_dat_i[23:16]),
256
                                .DIP(1'b0),
257
                                .EN(be_i[2]),
258
                                .WE(we & bank[i]),
259
                                .DO(int_dat_o[i][23:16]),
260
                                .DOP()
261
                        );
262
 
263
/*
264
        minsoc_onchip_ram block_ram_3 (
265
            .clk(wb_clk_i),
266
            .rst(wb_rst_i),
267
            .addr(wb_adr_i[aw_int+1:2]),
268
            .di(wb_dat_i[31:24]),
269
            .doq(int_dat_o[i][31:24]),
270
            .we(we & bank[i]),
271
            .oe(1'b1),
272
            .ce(be_i[3])
273
        );
274
*/
275
                  RAMB16_S9 block_ram_3(
276
                                .CLK(wb_clk_i),
277
                                .SSR(wb_rst_i),
278
                                .ADDR(wb_adr_i[aw_int+1:2]),
279
                                .DI(wb_dat_i[31:24]),
280
                                .DIP(1'b0),
281
                                .EN(be_i[3]),
282
                                .WE(we & bank[i]),
283
                                .DO(int_dat_o[i][31:24]),
284
                                .DOP()
285
                        );
286
 
287
    end
288
endgenerate
289
 
290
`ifdef BLOCK_RAM_INIT
291
`include "block_ram.init"
292
`endif
293
 
294
endmodule
295
 
296
module mux21(sel,in1,in2,out);
297
 
298
parameter dw = 32;
299
 
300
input sel;
301
input [dw-1:0] in1, in2;
302
output reg [dw-1:0] out;
303
 
304
always @ (sel or in1 or in2)
305
begin
306
        case (sel)
307
                1'b0: out = in1;
308
                1'b1: out = in2;
309
        endcase
310
end
311
 
312
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.