OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [sim/] [Makefile] - Blame information for rev 97

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 JonasDC
#VCOM    = /usr/local/bin/vcom
2 65 JonasDC
VCOMOPS = -explicit -check_synthesis -2002 -quiet
3 94 JonasDC
VLOGOPS = -vopt -nocovercells
4 3 JonasDC
#MAKEFLAGS = --silent
5
HDL_DIR = ../rtl/vhdl/
6 94 JonasDC
VER_DIR = ../rtl/verilog/
7 3 JonasDC
 
8
##
9 90 JonasDC
# hdl files
10 3 JonasDC
##
11 84 JonasDC
CORE_SRC =$(HDL_DIR)core/std_functions.vhd \
12
                 $(HDL_DIR)core/mod_sim_exp_pkg.vhd \
13
                 $(HDL_DIR)ram/dpram_generic.vhd \
14
                 $(HDL_DIR)ram/tdpram_generic.vhd \
15
                 $(HDL_DIR)ram/dpram_asym.vhd \
16
                 $(HDL_DIR)ram/dpramblock_asym.vhd \
17
                 $(HDL_DIR)core/modulus_ram_asym.vhd \
18
                 $(HDL_DIR)ram/tdpram_asym.vhd \
19
                 $(HDL_DIR)ram/tdpramblock_asym.vhd \
20
                 $(HDL_DIR)core/operand_ram_asym.vhd \
21
                 $(HDL_DIR)core/modulus_ram_gen.vhd \
22
                 $(HDL_DIR)core/operand_ram_gen.vhd \
23
                 $(HDL_DIR)core/adder_block.vhd \
24
                 $(HDL_DIR)core/autorun_cntrl.vhd \
25
                 $(HDL_DIR)core/cell_1b_adder.vhd \
26
                 $(HDL_DIR)core/cell_1b_mux.vhd \
27
                 $(HDL_DIR)core/cell_1b.vhd \
28
                 $(HDL_DIR)core/counter_sync.vhd \
29
                 $(HDL_DIR)core/d_flip_flop.vhd \
30
                 $(HDL_DIR)core/fifo_primitive.vhd \
31
                 $(HDL_DIR)core/modulus_ram.vhd \
32
                 $(HDL_DIR)core/mont_ctrl.vhd \
33
                 $(HDL_DIR)core/mod_sim_exp_core.vhd \
34
                 $(HDL_DIR)core/operand_dp.vhd \
35
                 $(HDL_DIR)core/operand_mem.vhd \
36
                 $(HDL_DIR)core/operand_ram.vhd \
37
                 $(HDL_DIR)core/operands_sp.vhd \
38
                 $(HDL_DIR)core/register_1b.vhd \
39
                 $(HDL_DIR)core/register_n.vhd \
40
                 $(HDL_DIR)core/standard_cell_block.vhd \
41
                 $(HDL_DIR)core/stepping_logic.vhd \
42
                 $(HDL_DIR)core/x_shift_reg.vhd \
43
                 $(HDL_DIR)core/sys_stage.vhd \
44
                 $(HDL_DIR)core/sys_last_cell_logic.vhd \
45
                 $(HDL_DIR)core/sys_first_cell_logic.vhd \
46
                 $(HDL_DIR)core/sys_pipeline.vhd \
47
                 $(HDL_DIR)core/mont_multiplier.vhd \
48 94 JonasDC
                 $(HDL_DIR)core/pulse_cdc.vhd \
49
                 $(HDL_DIR)core/clk_sync.vhd \
50 3 JonasDC
 
51 94 JonasDC
VER_SRC =$(VER_DIR)generic_fifo_dc.v \
52
                 $(VER_DIR)generic_fifo_dc_gray.v
53 3 JonasDC
 
54
##
55 84 JonasDC
# Testbench HDL files
56 3 JonasDC
##
57
TB_SRC_DIR = ../bench/vhdl/
58 84 JonasDC
TB_SRC =        $(TB_SRC_DIR)mod_sim_exp_core_tb.vhd \
59 94 JonasDC
                        $(TB_SRC_DIR)msec_axi_tb.vhd \
60
                        $(TB_SRC_DIR)axi_tb.vhd
61 3 JonasDC
 
62 84 JonasDC
##
63
# Interface HDL files
64
##
65
IF_SRC_DIR = ../rtl/vhdl/interface/
66
IF_SRC =        $(IF_SRC_DIR)axi/msec_ipcore_axilite.vhd
67
 
68 3 JonasDC
#######################################
69
all: mod_sim_exp
70
 
71
clean:
72
        rm -rf *_lib
73
 
74
mod_sim_exp_lib:
75
        vlib mod_sim_exp
76
 
77
work_lib:
78
        vlib work
79
 
80 84 JonasDC
libs: mod_sim_exp_lib work_lib
81 3 JonasDC
 
82 97 JonasDC
mod_sim_exp_com: mod_sim_exp_lib
83 3 JonasDC
        #echo --
84
        #echo building Modular Exponentiation Core
85
        #echo --
86 97 JonasDC
        vlog $(VLOGOPS) -work mod_sim_exp $(VER_SRC)
87 65 JonasDC
        vcom $(VCOMOPS) -work mod_sim_exp $(CORE_SRC)
88
        #echo Done!
89 3 JonasDC
 
90
mod_sim_exp_tb: work_lib
91
        #echo --
92 84 JonasDC
        #echo building Modular Exponentiation Core Testbenches
93 3 JonasDC
        #echo --
94
        vcom $(VCOMOPS) -work work $(TB_SRC)
95
 
96 84 JonasDC
msec_if: work_lib
97
        #echo --
98
        #echo building Modular Exponentiation Core Interface
99
        #echo --
100
        vcom $(VCOMOPS) -work work $(IF_SRC)
101
 
102 96 JonasDC
mod_sim_exp: mod_sim_exp_com msec_if mod_sim_exp_tb
103 24 JonasDC
        vsim -c -do mod_sim_exp.do -lib work mod_sim_exp_core_tb
104 84 JonasDC
 
105
mod_sim_exp_axi: mod_sim_exp_com msec_if mod_sim_exp_tb
106 97 JonasDC
        vsim -c -do mod_sim_exp.do -lib work msec_axi_tb

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.