OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [syn/] [xilinx/] [src/] [operands_sp.xco] - Blame information for rev 94

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 94 JonasDC
##############################################################
2
#
3
# Xilinx Core Generator version 14.4
4
# Date: Tue Jul  2 16:44:14 2013
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
#  Generated from component: xilinx.com:ip:blk_mem_gen:7.3
16
#
17
##############################################################
18
#
19
# BEGIN Project Options
20
SET addpads = false
21
SET asysymbol = true
22
SET busformat = BusFormatAngleBracketNotRipped
23
SET createndf = false
24
SET designentry = VHDL
25
SET device = xc7z020
26
SET devicefamily = zynq
27
SET flowvendor = Foundation_ISE
28
SET formalverification = false
29
SET foundationsym = false
30
SET implementationfiletype = Ngc
31
SET package = clg484
32
SET removerpms = false
33
SET simulationfiles = Behavioral
34
SET speedgrade = -1
35
SET verilogsim = false
36
SET vhdlsim = true
37
# END Project Options
38
# BEGIN Select
39
SELECT Block_Memory_Generator xilinx.com:ip:blk_mem_gen:7.3
40
# END Select
41
# BEGIN Parameters
42
CSET additional_inputs_for_power_estimation=false
43
CSET algorithm=Minimum_Area
44
CSET assume_synchronous_clk=false
45
CSET axi_id_width=4
46
CSET axi_slave_type=Memory_Slave
47
CSET axi_type=AXI4_Full
48
CSET byte_size=9
49
CSET coe_file=no_coe_file_loaded
50
CSET collision_warnings=ALL
51
CSET component_name=operands_sp
52
CSET disable_collision_warnings=false
53
CSET disable_out_of_range_warnings=false
54
CSET ecc=false
55
CSET ecctype=No_ECC
56
CSET enable_32bit_address=false
57
CSET enable_a=Always_Enabled
58
CSET enable_b=Always_Enabled
59
CSET error_injection_type=Single_Bit_Error_Injection
60
CSET fill_remaining_memory_locations=false
61
CSET interface_type=Native
62
CSET load_init_file=false
63
CSET mem_file=no_Mem_file_loaded
64
CSET memory_type=Single_Port_RAM
65
CSET operating_mode_a=WRITE_FIRST
66
CSET operating_mode_b=WRITE_FIRST
67
CSET output_reset_value_a=0
68
CSET output_reset_value_b=0
69
CSET pipeline_stages=0
70
CSET port_a_clock=100
71
CSET port_a_enable_rate=100
72
CSET port_a_write_rate=50
73
CSET port_b_clock=100
74
CSET port_b_enable_rate=100
75
CSET port_b_write_rate=50
76
CSET primitive=8kx2
77
CSET read_width_a=512
78
CSET read_width_b=32
79
CSET register_porta_input_of_softecc=false
80
CSET register_porta_output_of_memory_core=false
81
CSET register_porta_output_of_memory_primitives=false
82
CSET register_portb_output_of_memory_core=false
83
CSET register_portb_output_of_memory_primitives=false
84
CSET register_portb_output_of_softecc=false
85
CSET remaining_memory_locations=0
86
CSET reset_memory_latch_a=false
87
CSET reset_memory_latch_b=false
88
CSET reset_priority_a=CE
89
CSET reset_priority_b=CE
90
CSET reset_type=SYNC
91
CSET softecc=false
92
CSET use_axi_id=false
93
CSET use_bram_block=Stand_Alone
94
CSET use_byte_write_enable=false
95
CSET use_error_injection_pins=false
96
CSET use_regcea_pin=false
97
CSET use_regceb_pin=false
98
CSET use_rsta_pin=false
99
CSET use_rstb_pin=false
100
CSET write_depth_a=32
101
CSET write_width_a=32
102
CSET write_width_b=32
103
# END Parameters
104
# BEGIN Extra information
105
MISC pkg_timestamp=2012-11-19T16:22:25Z
106
# END Extra information
107
GENERATE
108
# CRC: 1a5b155a

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.