OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_lib/] [sim/] [tests/] [tb_axi4_to_axis_basic_dma/] [the_test.sv] - Blame information for rev 31

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 qaztronic
// --------------------------------------------------------------------
2
//
3
// --------------------------------------------------------------------
4
 
5
`timescale 1ps/1ps
6
 
7
 
8
module
9
  the_test(
10
            input tb_clk,
11
            input tb_rst
12
          );
13
 
14
  // --------------------------------------------------------------------
15
  //
16
  import tb_axi4_to_axis_basic_dma_pkg::*;
17
 
18
 
19
  // --------------------------------------------------------------------
20
  //
21
  task run_the_test;
22
 
23
    // --------------------------------------------------------------------
24
    // insert test below
25
    // --------------------------------------------------------------------
26
    $display("^^^---------------------------------");
27
    $display("^^^ %16.t | Testbench begun.", $time);
28
    $display("^^^---------------------------------");
29
 
30
    // --------------------------------------------------------------------
31
    tb_top.tb.timeout_stop(50us);
32
    // tb_top.a_h.m_h.counting_fill(0,'h800);
33
 
34
    // --------------------------------------------------------------------
35
    wait(tb_top.aresetn);
36
    #200ns;
37
 
38
    // --------------------------------------------------------------------
39
    tb_top.a_h.random_transaction(BASE_ADDRESS, BUFFER_SIZE);
40
    force tb_top.dma_enable = 1;
41
    repeat(2) tb_top.a_h.wait_for_sof();
42
    tb_top.a_h.compare();
43
 
44
    // --------------------------------------------------------------------
45
    release tb_top.dma_enable;
46
    force tb_top.tb_rst = 1;
47
    #200ns;
48
    release tb_top.tb_rst;
49
    #200ns;
50
 
51
    // --------------------------------------------------------------------
52
    tb_top.a_h.random_transaction(BASE_ADDRESS, BUFFER_SIZE);
53
    force tb_top.dma_enable = 1;
54
    repeat(2) tb_top.a_h.wait_for_sof();
55
    tb_top.a_h.compare();
56
 
57
    // --------------------------------------------------------------------
58
    #200ns;
59
 
60
 
61
    // --------------------------------------------------------------------
62
    // insert test above
63
    // --------------------------------------------------------------------
64
 
65
  endtask
66
 
67
 
68
endmodule
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.