OpenCores
URL https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk

Subversion Repositories robust_axi_fabric

[/] [robust_axi_fabric/] [trunk/] [src/] [base/] [def_ic_static.txt] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 eyalhoc
<##//////////////////////////////////////////////////////////////////
2
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28
//////////////////////////////////////////////////////////////////##>
29 2 eyalhoc
 
30
##Static defines
31 15 eyalhoc
SWAP MODEL_NAME AXI interconnect fabric
32
 
33 2 eyalhoc
SWAP MSTRS MASTER_NUM
34 9 eyalhoc
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DEF_DECERR_SLV))
35 2 eyalhoc
 
36
LOOP MX MSTRS
37
LOOP SX SLVS
38
 
39
SWAP MSTR_BITS LOG2(MSTRS)
40
SWAP SLV_BITS  LOG2(SLVS)
41
 
42 9 eyalhoc
SWAP SERR EXPR(SLVS-1)
43 2 eyalhoc
 
44
GROUP IC_AXI_A is {
45
    ID       ID_BITS                input
46
    ADDR     ADDR_BITS              input
47
    LEN      4                      input
48
    SIZE     2                      input
49
    BURST    2                      input
50
    CACHE    4                      input
51
    PROT     3                      input
52
    LOCK     2                      input
53
    USER     USER_BITS              input
54
    VALID    1                      input
55
    READY    1                      output
56
}
57
 
58
GROUP IC_AXI_W is {
59
    ID        ID_BITS                input
60
    DATA      DATA_BITS              input
61
    STRB      DATA_BITS/8            input
62
    LAST      1                      input
63
    USER      USER_BITS              input
64
    VALID     1                      input
65
    READY     1                      output
66
}
67
 
68
GROUP IC_AXI_B is {
69
    ID        ID_BITS                output
70
    RESP      2                      output
71
    USER      USER_BITS              output
72
    VALID     1                      output
73
    READY     1                      input
74
}
75
 
76
GROUP IC_AXI_R is {
77
    ID        ID_BITS                output
78
    DATA      DATA_BITS              output
79
    RESP      2                      output
80
    LAST      1                      output
81
    USER      USER_BITS              output
82
    VALID     1                      output
83
    READY     1                      input
84
}
85
 
86
GROUP IC_AXI joins {
87
    GROUP IC_AXI_A prefix_AW
88
    GROUP IC_AXI_W prefix_W
89
    GROUP IC_AXI_B prefix_B
90
    GROUP IC_AXI_A prefix_AR
91
    GROUP IC_AXI_R prefix_R
92
}
93
 
94
GROUP IC_AXI_CMD is {
95
    SLV       SLV_BITS               input
96
    ID        ID_BITS                input
97
    VALID     1                      input
98
    READY     1                      input
99
}

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.